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I. IMTHOOOCIION 
The arrangamant o£ numbers aad/oc symbols into arrays 
provides a natural and convenient way of representing data 
for algorithmic processes to be performed by a computer (1). 
This comes about from the ability to reference array elements 
by specifying the array name together with a set of sub­
scripts. Thus general purpose computers from the earliest 
models to the present have had array handling capabilities. 
These capabilities have grown from the ability to work with a 
one dimensional array or a vector of equal length elements in 
the early computers to a machine which allows the most gener­
al arrays. The changes in array handling capabilities are 
tied to the changes in the way the memory resource of the 
computer is organized. 
Host present day computers follow the pattern of the von 
Neumann model of central processor design which was presented 
in the pioneering study by Burks, Goldstine, and von Neumann 
(2). The most important characteristic of the von Neumann 
model is the concept of a single linear store addressed by 
consecutive location numbers, in this modal instructions are 
indistinguishable from data. Memory is allocated either a 
location at a time or in blocks of contiguous locations. 
This view of memory is very well suited to ths data represen­
tation ot linear arrays or vectors since the array elements 
are stored in contiguous locations in memory with ttie length 
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of the elements being limited by the computer word size. 
A multidimensional array must exist in conventional 
storage as a linear array. To locate an array element, the 
set of indices or subscripts must be transforied to the loca­
tion (address) of the element in its storage vector. Ihe 
computation of the index address transformation is performed 
by the central processor. Hellerman has described several 
ways of implementing this transformation (3). Ihe use of 
index registers has been the path followed by modern conven­
tional machines in the attempt to speed up ths address calcu­
lation of the location of an array element. 
Host algorithmic languages and compilers provide means 
for working with arrays. Through the use of a dimension or a 
type declaration statement in the language, a collection of 
primitive variables of identical type can be identified by a 
single variable name. Ihe compiler will respond to such in­
structions by allocating a contiguous group o£ memory words 
for the entire array. A set of subscripts supplied with the 
array name invokes the mechanism for selecting a particular 
element in the array. By remembering the initial location of 
the block allocated to the array and the size of tha individ­
ual components, the compiler calculates the location in memo­
ry of the particular element specified by the subscripts (4) . 
In systems using static allocation the maximum dimen­
sions are declared by the programmer and the compiler alio-
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cates the corresponding amount of memory. This results in a 
certain amount of wasted memory space. In more dynamic block 
structured languages the array dimensions may be left as var­
iables and they can vary in the transition from block to 
block during execution time. This is achieved by using "dope 
vectors" which contain the parameters necessary for doing ad­
dress calculation within each block. 
Most conventional computer systems provide means for 
working with arrays of multiple dimensions in which the ele­
ments are scalars. Problems arise when it is desired to rep­
resent an array in which the elements are themselves arrays 
(I). The PL/1 language provides a means of defining some 
hierarchical structure of arrays which may be viewed as a 
multidimensional array. However there is an additional re­
quirement that every subarray must be given a label in the 
original definition of the structure (5). This restriction 
makes this structure essentially different from the arrays 
being considered. 
A system, which allows the elements of multidimensional 
arrays (called generalized arrays) to be arrays themselves, 
has been devised and implemented in the operating system of 
the Bice Oaiversity computer (1). This computer does not 
view the memory resource as a linear store. In this computer 
system physical storage is issued in blocks or specified 
length to the program which requested it. Associated with 
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each block of storage is a codeword which contains the loca­
tion of the first word of the block, its length, and a symbol 
to indicate whether the block contains other codewords or 
data. If other codewords are contained, then these will in 
turn point to other blocks of storage, so that a storage hi­
erarchy is constructed. This type of store has been de­
scribed as approximating a tree structure (6). 
Blocks of storage under this mode of control can repre­
sent arrays of some complexity. Accessing an element of a 
high order array may require several intermediate accesses 
through the codeword hierarchy. Consider matrices as an ex­
ample. Each matrix is an array structured from a primary 
codeword which defines an array of codewords. The ith code­
word of this array points to an array whose elements are 
scalars of the same length. These scalars form the ith row 
of the matrix. The jth element of this row corresponds to 
the (i,j)th element of the matrix. The above system can be 
extended to generalized arrays, since the elements of the ma­
trices may themselves be matrices or arrays of any dimen­
sions. Accessing an element is achieved by tracing through 
the storage hierarchy with the subscripts supplied. The 
system permits a total of five subscript levels (1). Another 
computer system organization which treats arrays in a similar 
manner is used in the Burroughs B5700/B670Ù series (7). 
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The API language allows subscripted exprsssions like 
A(I:J;K), where A is an array and I, J and K may be scalars, 
vectors or arrays of any size and shape. APL has been imple­
mented on an IBH/360 model 2 5 with the use of a microcoded 
interpreter (8, 9) . This interpreter allocates a block of 
memory for each variable name in the program and uses an ad­
dress table to point to the blocks of memory assigned. The 
address table entry also contains information regarding the 
name. The entry specifies whether the variable and the block 
contains a value and if so whether the value is character, 
logical, integer or real. The address table entry also 
specifies whether the variable is a scalar, a vector or an 
array. This interpreter essentially reorganizes the conven­
tional memory into something like the Bice computer (1) and 
the Burroughs machines (7) with the address table entry cor­
responding to the codeword. It is interesting to note a 
statement that was made by Hassitt and Lyon (8) . They stated 
that the construction of an efficient APL interpreter led to 
some complex problems. 
An examination of a selection of mathematical and data-
handling problems that has to be solved by a computer will 
reveal that their data and instruction storage reguirements 
will not fall easily into the mold of the linear store. The 
programmer then has the task of fitting the data representa­
tions that he uses to the machine and probably restricting 
6 
his range of operations as a result. Iliffe (6) has 
commented that tha conventional means of translating and 
obeying programs acts as a filtering mechanism which admits 
to the computer only those problems whose solution justifies 
the cost of translation into a rigid store structure. 
Due to the above mentioned difficulty the memory re­
source has received considerable attention from people inter­
ested in computer systems architecture. Barton (10) proposed 
a structure for storage devices which, though they have 
physical words, appear it the machine language level to have 
no structure at all beyond a single large field upon which 
programmed structural definitions can be imposed. He sug­
gested that field size be associated with a field or sets of 
fields of identical sizes so that it is encountered in ac­
cessing the object. This necessitates making mapping a ma­
chine function and through it hopefully systematizing prob­
lems of locating and relocating data and programs. He pro­
posed looking upon all storage as a tree of fields. Barton's 
proposals were motivated by a desire for economy of represen­
tation and ease of expression. 
More recently Dennis (11) has described the reluctance 
of computer architects to adopt a view of memory better 
suited to the data representation needs of coitemporary com­
puter systems. Dennis was in favor ot architectures which 
provide means for building large data structures from small 
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ones. He has coma out in favoc of tree-like objects as the 
fundamental storage structure since he considers them better 
matched to applications requirements than the linear store. 
An existing computer system which represents a step in 
the direction suggested above is the SYMBOL 2H computer 
system. The SYHBOL 2B computer system was first described in 
the 1971 SJCC (12, 13, 14). It was described as a system 
which provides variable word length processing and a storage 
which allows the explicit representation of structures that 
are variable in size, shape and field length. Type and size 
declarations are unnecessary since conversion and space 
management are handled automatically. This relieves the pro­
grammer of the necessity of declaring data base sizes and at­
tributes. Very few limits are placed on data structures. 
Data fields may grow to the size of main memory and no re­
striction is placed on the level of subscripts in an array. 
The ease with which the above features were implemented 
is a consequence of the way SYMBOL views its virtual memory. 
It looks at the memory resource as an effectively unlimited 
number of data-storage strings with each one having the 
capacity to store an arbitrarily large and dynamically vari­
able amount of information. Richards and Zingg (15) have 
called this the Logical storage level. The basis upon which 
the Logical storage is constructed is the virtual storage. 
Virtual storage is simpler and more conventional since it is 
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essentially a linear victual memory store. SYMBOL allocates 
its virtual memory space in quanta called groups, with each 
group consisting of eight contiguous 64 bit (8 character) 
words. This allocation is done dynamically upon demand. 
These groups can be connected logically together to form 
strings of arbitrary length. SYMBOL makes usa of list proc­
essing techniques to handle these storage strings. SYMBOL 
represents arrays in virtual memory in a manner analogous to 
a tree structure. 
The above paragraphs have traced hov arrays have been 
handled in general purpose computers. The first computers 
could handle only one dimensional arrays or vectors since 
that data structure corresponded very veil with the linear 
store model of viewing memory. Means of handling multidimen­
sional arrays were introduced to be able to take care of more 
complex data structures. Multidimensional arrays ace handled 
in present day general purpose computers through address cal­
culation with the aid of index registers. The Rice Universi­
ty computer system represented a step in complexity since it 
was able to handle arrays of arrays, although with a maximum 
bound on the level of subscripting. All of the above systems 
are restricted to having unifocm field length for the lowest 
level elements. The SYMBOL 2B computer system and the APL 
implementation on the IBM/360 model 25 represent major steps 
in array handling capability since there are ao restrictions 
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on the array size, shape and field length of elements. 
Early in the history of the SYMBOL 2R computer system it 
was realized that the present scheme of implementing dynami­
cally variable arrays resulted in slow accessing of array el­
ements. Thus there vas a desire for an implementation scheme 
which allows faster element accessing. The people who devel­
oped the SYMBOL 2B computer system have done some preliminary 
work towards the development of another scheme of implementa­
tion which will be able to access array elements faster. 
This investigation is motivated by the same desire for 
faster element accessing in an implementation scheme for dy­
namically variable arrays. The basic problem of this re­
search is primarily a search for an implementation scheme 
with this desired characteristic. This investigation is also 
directed towards evaluating the present implementation of the 
concept of dynamically variable arrays, other implementation 
schemes which are possible within the constraints of the way 
memory is organized in the SYMBOL 2B computer system are de­
veloped and studied to determine how the concept is implemen­
tation limited. 
There can be no argument against the desirability of 
being able to accomodate dynamic data structures in a comput­
er system. But what is the cost of having this feature in i 
computer system? The existence of this feature in the SYMBOL 
2R system provides a means for getting some answers to this 
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question. 
This study is also directed towards finding the cost of 
having dynamic variability in one type of data structure— 
arrays. This paper hopes to provide some measure of the 
cost, in terms of memory space and memory access time, of 
having dynamically variable arrays in the SYMBOL 2B computer 
system. This should provide some idea of the cost, in terms 
of time and space, of the ease of use and generality incorpo­
rated in a system. It is also hoped that the search for im­
plementation schemes with faster element access time will 
reveal some of the trade-offs involved between memory space 
ànd access time. 
The approach taken is to simulate the present implemen­
tation scheme and the alternative schemes which were devel­
oped. These simulations will allow a comparison of tlie per­
formance of these schemes within the same framework of memo­
ry. The results of these simulations should reveal how the 
present implementation limits the concept of dynamically var­
iable arrays. These results provide the means for measuring 
the cost of having this feature in the system. 
The recent paper by Bichards and Zingg (15) has proposed 
that any evaluation of the SYMBOL 2B Logical Storage system 
must be addressed to two types of questions, namely, 
—are the benefits that accrue from Logical Storage worth 
its cost? 
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—can those benefits be obtained by other means at lower 
cost? 
This investigation indirectly touches on the first question 
by hopefully leading to a better appreciation of the cost and 
benefits of Logical Storage. For this investigation, the 
second type of question can be rephrased into, 
—can the benefits of dynamically variable arrays be ob­
tained by other schemes at lower cost? 
This study hopes to provide an answer to this question in 
terms of another scheme which implements dynamically variable 
arrays at a lower cost. Hopefully this paper would provide 
some help in the search for an organization of general pur­
pose computer systems memory resource which would convenient­
ly accommsdate contemporary data representation. 
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II. THE SYMBOL 2R COMPUTER SYSTEM 
The SYMBOL 2B computer system will be described briefly 
with special emphasis on the processors which perform the 
storing and accessing of data structures. There will also be 
special attention on the way the memory resource is organized 
in the system. This material on the system is necessary for 
a better understanding of the different schemes for storing 
and accessing elements of dynamically variable arrays. 
The SYMBOL 2S computer system is composed of eight sub­
stantially independent processors, each dedicated to a par­
ticular set of functions. The Translator (TB) translates the 
source program supplied by the user into an internal object 
program, which is then executed by the Central Processor 
(CP). The Input/output Processor (IP) and the Channel 
Controller (CC) provide the communication between the user 
and his program. The System Supervisor (SS) coordinates the 
activities of the various processors. The user-oriented 
processors do not communicate directly with the core memory 
or the disk. Instead requests for memory service are 
addressed to the Memory Controller (MC) • The Disk controller 
(DC) and the Memory Reclaimer (MS) assist the MC in providing 
memory services to the other processors. More information 
about these processors can be found in (12, 13, 14). 
The Central Processor consists of four sub-processors 
which are as follows: the Instruction Sequencer (IS), the 
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Arithmetic Procassor (AP), the Format Processor ( F P ) ,  and the 
Reference Processor (BP). The IS scans the object string and 
controls the overall execution process by calling on the 
other sub-processors as necessary. Among the functions of 
the RP are performing assignment operations, and manipulating 
and accessing data structures (16). 
The original papers (12, 13, 14} describing the SYMBOL 
2R system and the documentation (17, 18) accompanying the 
system have used the term "structure" to represent dynamical­
ly variable arrays. An attempt has been made to consistently 
use the word "array" instead of "structure" in this paper. 
However, there will be unavoidable lapses especially when de­
scribing actual routines and their flow charts. And so it 
should be noted that "structure" will generally mean "array" 
especially in the sections dealing with routines and their 
flow charts. 
The Reference Processor bears the major responsibility 
with regards to array storing and referencing. The RP may be 
divided into three major sections. The first is the Get Ad­
dress Simple section. On request from the IS this section 
accesses the name table for a variable by taking the variable 
reference from the IS stack, analyzing that name table entry 
for the various possible cases, and finally returning the ad­
dress together with the information on what case was found to 
the stack. The second major section is the Get Address Sub-
n 
scripted section which takes the previously obtained simple 
address to which the subscripts have been appended during 13 
processing. In the BP the Get Address Subscripted section 
traces out the path denoted by the subscripts, expanding vec­
tors if required, and returns the final address to the IS 
stack. Several utility functions are used by the Get Address 
Subscripted section. Among these utility functions are the 
routine which scans through the words of a storage string in 
order to find the desired component of the vector represented 
by that storage string, and two routines which are used to 
speed up this scanning process. The last major section is 
the Assign section which assigns some item to another item. 
There are three basic utility routines in this section. The 
first is the simple variable assignment routine where a 
scalar value is assigned to a variable. The second is an as­
signment to a component of a structure. This takes care of 
expanding the data space if the original space does not have 
enough room to accommodate the new data element. The last 
utility routine is the structure assign section which assigns 
at any point in data space a complete structure and also 
makes up the various link words pointing to lower structure 
elements (17). 
The SYMBOL 2B computer system memory resource organiza­
tion will now be described. The following description will 
essentially be based on the Richards and Zingg paper (15) on 
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the structure of the nenory resource. 
The SYMBOL Storage hierarchy contains four levels, 
namely; user-level storage, logical storage, virtual storage, 
and physical storage. 
User-level storage consists of the storage facilities 
furnished to the user and under user control. These are his 
Transient Working Area (TVA) and his program storage. The 
TVA is a one dimensional character string of arbitrary length 
used as a work space for program loading and editing. Pro­
gram storage consists of the storage cells corresponding to 
each variable in a program. Each cell can contain a value 
which can be either a character string of any length or a 
tree structured collection of such character strings, i.e., 
an array. A variable's value, or any component of a 
composite value can be replaced at any time with another 
value, with no length or shape restriction on the new value. 
Logical storage is the level upon which the user-
oriented processors rely. Logical storage is seen by the 
processors as an endless supply of storage strings, which are 
allocated at their request by the Memory Controller. The HC 
operations which can be requested by the other processors can 
be roughly classified into four categories, which are the 
following: 
a. Initial allocation. Th@ HC allocates a new stor­
age string and returns the address of its first word to the 
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processor. 
b. Alterations. Included here are the operations 
which change a storage string's length, its contents, or 
both. Also included are operations for inserting words 
inside a storage string. 
c. Reference. Operations under this category are the 
different fetch operations. Some of these permit a scan 
backwards and forwards over the words making up the storage 
string. 
d. Deallocation. This covers the operations which 
return strings to the available space pool. 
A very important characteristic of all logical storage 
operations is that only the nc generates addresses. The 
other processors just present addresses which were previously 
returned by the MC. Therefore it is not necessary for logi­
cally contiguous words in a storage string to have 
numerically consecutive addresses. 
The next Isvel in the memory structure hierarchy is the 
virtual storage. This is the basis upon which logical stor­
age is constructed. This level is far simpler and more con­
ventional since it is essentially a linear virtual memory 
consisting of some 16 million (2z*) words, each denoted by a 
unigue 24 bit address. It is divided into 64K pages, each 
containing 256 words (2048 characters). At present, only the 
first 4K of these pages have been installed. 
17 
Each of these pages is partitioned into overhead and 
data-space regions. The first 32 words of each page are 
devoted to overhead while the remaining 224 words comprise 
the data space. The data space is farther subdivided into 28 
groups of eight consecutive words sach. Each data-space 
group will have an associated group link word in the overhead 
region of the same page, of the other four overhead words, 
one is unused and the other three are used by other system 
functions. It can be seen that the quantum of storage allo­
cation as performed by the MC is the eight word group. 
Group link words ace used to link together groups which 
form the storage strings of logical storage. This is made 
possible by the two addresses contained in a group link word. 
These addresses correspond to forward and backward pointers 
in the string. Group link words imply an extra memory access 
every eight data storage access when scanning through storage 
strings. 
The last level in the SYMBOL memory resource hierarchy 
is the physical storage. This is presently made up of an 
8192 word, 2.5 microsecond core memory and a 4096 page drum. 
A demand paging scheme is used for transferring pages between 
the drum and the core. Of the core memory, 28 pages (7168 
words) are used as the buffer memory while the remaining 1024 
words are reserved for system supervision overhead. 
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III. DYNAMICALLY VARIABLE ABRAY IMPLEMENTATION SCHEMES 
A. Present Scheme 
The ability to handle vectors, matrices, and higher di­
mensional arrays is a standard feature of general purpose 
computer systems. In conventional systems the elements of 
these structures are usually restricted to scalars of one oc 
two words. This restriction imposes cumbersome data repre­
sentations for sophisticated applications. In the SYMBOL 2B 
system there are no restrictions on these data structures 
except for an upper limit of 9999 for each subscript. The 
elements of multidimensional arrays could be scalars, charac­
ter strings, vectors or even multidimensional arrays. Each 
data element within the structure could be as long as neces­
sary. 
Dynamically variable arrays are presently implemented as 
vectors in string form. The components of a vector are 
stored in a storage string one after another without regard 
for their length. Components which are themselves arrays ace 
stored in a different manner. In this case the component 
stored in the original vector is a pointer to the substruc­
ture. This component is marked with a special code character 
from the SYMBOL 2B internal code set. The eni of each vectDr 
is also marked by a word containing a special code charactec. 
An example of how a one dimensional array looks in stor­
age can be seen in Figure 1. The figure shows the array 
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occupying twenty words in a storage string male up of three 
groups. It can be seen from the figure how the group link 
words link the groups forming the storage string. The 21st 
NTCH 
I 1 
Group Link Words 
L. J J J L. 
^ ^ X 
Data Storage Words 
Figure 1. One Dimensional Array 
word of the string contains an F7 which is ths end vector 
character. This signifies the end of the vector and that the 
remaining three words in the string are unused. The first 32 
bits of the Name Table Control Word (NTCW) will contain the 
link to the array. The first 8 bits contain various flags 
and the remaining 24 bits contain the address of the first 
word of the vector. This vector could contain 20 one word 
long components or two 10 word long components or any combi­
nation of number of components and component length as long 
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as the total space occupied is 20 words. The coapoaeats 
could be of string or numeric data values of variable length. 
Special code characters are used to mark the start and end 
of each component. 
Any of the components of a vector could be another array 
or structure. In this case the component stored in the vec­
tor is a pointer to the sabarray or substructure. This 
linking to other arrays could go on with no limit except per­
haps the amount of physical storage available. This scheme 
is what makes possible the storage of arrays of irregular 
size and shape. 
An example showing how a 7 x 7 array would look like in 
storage is shown in Figure 2. Here the Name Table Control 
Word points to the origin of a vector which contains 7 compo­
nents. Each of these components is itself a vector of 7 com­
ponents, so the first vector contains seven links to sub­
structure and an end vector. Each of the vectors pointed at 
contains seven data components and an end vector character in 
the eighth word. Irregularity in shape comas in if the vec­
tor contains components which are not arrays or if the 
subarrays contain pointers to other subarrays. 
A subscripted reference in the object string consists of 
a reference to the subscripted identifier, followed by a list 
of subscript expressions. The expressions in the list are 
separated by Integerize operators and the list is terminated 
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NTCW 
I 1 
-^EC 
I 
|ECf I EC 
pi 
I EC I EC EC I EC |F7 I 
I I I I I |F7 I 
^ I I I 1 I |F7 I 
IF7 
^ I 1 I I I I |F7 I 
I I 
r- |F7 I 
1 1 I I I I |F7 I 
-H~ \ I I I I I |F7 ~i 
« I 
one word long data elements 
Figure 2. A 7 x 7 Array 
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by the "]" instractioa (16). The Integerize operations are 
performed as they are encountered and the subscript values 
are placed on the stack. Whai the **]" is detected, the last 
subscript is integerized and stacked and then the stack is 
searched backwards for an entry which is not an integer. 
Each subscript was integerized so the noninteger entry should 
be the subscripted identifier. The BP is called to replace 
the entire subscripted reference in the stack with the ad­
dress of the desired component. The identifier address is 
passed to the BP when it is called to resolve the reference. 
The manner in which the array elements are stored in the 
system allows the arrays to dynamically vary in size and 
shape. The price paid for this feature in the present system 
is the length of time it takes to find the address of a 
desired component. Since the elements could be of any 
length, the address calculations used in conventional systeas 
to quickly find addresses of array elements will not work. 
Another reason is that the array elements will not in general 
be stored in contiguous memory locations. 
What the BP basically does at present is to start at the 
address pointed to by the Name Table Control Word and then it 
scans the storage string word by word, testing for component 
starts. Every time a component start is found the subscript 
register is decremented and this goes on until the right ele­
ment is found. This is indicated by a zero subscript regis-
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ter. It can be seen that the number of memory accesses to 
get the address of an array element is highly dependent on 
the location of the element in the string and sizes of the 
elements preceding the desired component. The number of mem­
ory accesses required to retrieve an array element is also 
heavily dependent on the shape of the array. As an example, 
it may take longer to access member (2,99) of a 2 x 100 array 
than to access member (99,2) of a 100 x 2 array. The reason 
behind this is that the first case requires a much longer 
serial search over variable length fields than the second 
case. In the second case only one word links to substructure 
are passed over to get to the pointer to the start of the 
vector corresponding to the second subscript. 
Since the number of memory accesses needad to get the 
address of an element of an array could become a considerably 
large number for big arrays, two techniques for speeding up 
the structure scanning process are utilized. The first tech­
nique is made possible by the fact that processing involving 
arrays can usually be done by accessing components in ascend­
ing order. If a vector has been scanned through to find the 
Ith component at some address A, the value of I and A can be 
stored. Then if at some later time the (I+K)th component is 
desired, the search starts at A and then scans over K compo­
nents to get the proper address. 
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Words which point to vectors are the NTCW for a struc­
ture and the pointer to substructure for vectors within 
structures. These words contain the code character in the 
first 8 bits and the starting address of the vector in the 
next 24 bits of the word. Since each word has 64 bits, the 
last half is available for storing the subscript and the ad­
dress of the most recently accessed component of that vector. 
The subscript is stored in BCD in the first 8 bits and the 
address of the last accessed component occupies the last 24 
bits of the halfword. This halfword of each pointer to a 
vector is called the Current Pointer. 
Since there are only 8 bits available for storing the 
BCD subscript, the Current Pointer is good only up to the 
value 99. Whenever the desired component has a subscript 
greater than or equal to the current Pointer, the search for 
the desired component starts from the address contained in 
the Current Pointer instead of the starting point of the vec­
tor. If the subscript of the last accessed component is 
greater than 99 then what is saved is the value 99 and the 
address of the starting point of the 99th component of the 
vector. 
The second technique is called the Rapid Search and this 
makes use of the unused bits in the group link words. The 
first 8 bits of each halfword of the group link words are 
available since the forward and backward link addresses only 
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occupy 24 bits each. The first 8 bits of the group link word 
correspond to each word in the group and these 8 bits are 
known as the Rapid Search Field. If a word contains the 
start of a component, then the corresponding bit in the Rapid 
Search Field is set to ON. Otherwise the bit remains OFF. 
When scanning over components, the component starts can be 
detected and counted from the Rapid Search Field of the group 
link word. Thus if the 16th component is wanted, the Rapid 
Search Fields of successive group link words in the storage 
string can be examined and the ON bits are counted. When the 
16th ON bit is found, then the 16th component must start in 
the corresponding word. The resulting performance is an 8 to 
1 saving in the number of words scanned and hence in the num­
ber of memory operations over the basic word scan process. 
It has been mentioned before that the Reference Proces­
sor is the particular sub-processor in the CP which is re­
sponsible for array storing and referencing, k closer look 
will now be taken at the sections of the RP which perform 
these functions. This will show how the present scheme of 
dealing with dynamically variable arrays has been implemented 
in the RP. 
One of the major sections of the RP is the Assign sec­
tion and its function is the assignment of some item to an­
other item. Thsre are three basic routines used in this sec­
tion. The first is the simple variable assignment routine. 
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which has the function of assigning a scalar value to a vari­
able. 
The second basic routine's function is the assignment to 
a component of a structure. This takes care of expanding the 
storage string if the original data space does not have 
enough room to accommodate the new data. The expansion is 
performed when a new component start point is detected in the 
process of assigning a data field to a structure element. 
The field expansion subroutine performs the algorithm for 
rewriting the area and assigning a new group to the area so 
that it is expanded. 
The last basic routine is the Structure Assign section. 
This section has the function of assigning a complete array 
at any point in data space and making up the various link 
words pointing to lower structure elements. The structure 
Assign section is described in detail in section A of the Ap­
pendix with the help of a flow chart from the Reference Proc­
essor Flow Charts (18). Both the field expansion and the 
Structure Assign section call the rapid search generate rou­
tine to create or update the rapid search field in order to 
properly rapid search through the data space on subsequent 
access (17). 
The other major section of the BP that is of interest Is 
the Get Address Subscripted section. This is the section 
which takes the subscripted reference in the stack and re-
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places it with the address of the desired component. This is 
achieved by tracing out the path denoted by the subscripts, 
expanding vectors if required, till the desired component is 
reached; then the starting address of the component is re­
turned to the IS stack. This routine uses several utility 
functions in the referencing process. 
The first one is the current pointer routine which 
checks the current pointer halfvord in the vector link to see 
if the reference subscript is greater than ths subscript 
stored in the current pointer. In that case, the current 
pointer address is used as the starting address for the scan 
after the subscript in the current pointer halfword has been 
subtracted from the reference subscript. 
The next routine used is the rapid search routine which 
is used to scan over the rapid search field of the group link 
words to ascertain the number of component start points 
within the group. In this way, groups are quickly counted 
over through the group link words. Two corollary subroutines 
are used to generate or update these speed-ups. The Current 
Pointer Generate updates the current pointer in the vector 
link word whenever there is a reference to that vector. The 
Rapid Search Generate sets up the rapid search fields in the 
group link words whenever a structure is created or a compo­
nent expanded. 
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The final utility routine is the word scan routine which 
scans through the words of the storage string in order to 
test for component starts. Whenever a component start is 
detected the subscript register is decremented. A zero sub­
script register will indicate that the desired component has 
been located. This routine also has the function of creating 
new structure when oversubscripting is started by scanning 
past the end of the existing structure. 
A more detailed description of the Get Address Sub­
scripted section and all its utility functions can be found 
in section A of the Appendix. All the necessary flow charts 
(18) are part of this section of the Appendix. 
B. Modulo 16 Scheme 
The biggest disadvantage of the present scheme of 
handling dynamically variable arrays is the considerable num­
ber of memory cycles spent in order to reach the desired com­
ponent in a subscripted refernce. However, no address compu­
tation scheme is possible in this system where the array ele­
ments are allowed to vary dynamically. A way of speeding up 
the accessing of array elements is to associate a pointer 
with each component. This is the basis of ths Modulo 16 
scheme. 
The author came up with the basic idea for this Modulo 
16 scheme in the course of the search for an alternative 
scheme which would allow faster array element accessing and 
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which would be feasible within the framework of memory of the 
SYMBOL 2R computer system. It was subsequently developed and 
expanded so as to allow a comparison of its performance char­
acteristics with other schemes. 
In this scheme halfword pointers are assigned for each 
array element. In accessing an element, the search for the 
desired element is performed in the storage string containiag 
the pointers instead of the storage string containing the 
actual data elements. Searching through the pointers is 
faster than through the actual data space since the pointers 
are all of uniform length. This uniformity helps speed up 
the process of accessing elements at the cost of consuming 
more space for linking overhead, with this scheme there 
should be no difference that will affect the user except a 
speed up in access time and a need for more storage space. 
There will still be no restrictions of any kind on the arrays 
that can be represented in the system (except for the 9999 
limit on subscripts). 
Dynamically variable arrays will be implaiented in this 
scheme in a manner similar to the present scheme. Arrays 
will still be vectors in string form, but in this case vec­
tors will only contain pointers. The pointers could either 
be a link to data or a link to substructure. The end of ve:-
tors will still be marked by the same end of vector code 
characters. Each halfword pointer will consist of an 8 bit 
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link code field and a 24 bit address field. In addition to 
the previously mentioned type of links, null slaments will be 
denoted by an all zero link field. 
NTCH 
I 1 
Group Link Words 
L 
halfword pointers to 2 0 groups unused part 
corresponding to data elements of group 
Figure 3. One dimensional array stored using Modulo 16 scheme 
The way a twenty element one dimensional array would 
look in storage is shown in Figure 3. Here the NTCM points 
to the storage string of links instead of the data elements 
themselves. There are 20 halfword pointers so these occupy 
10 words in a storage string made up of two groups. These 20 
halfword links to data point to the locations of the 20 data 
elements belonging to the vector. In the storage string 
consisting of pointers, the 21st halfword or the first 
halfword of word 11 will contain the end vector character 
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signifying the end of the vector. Since no link to data cole 
characters presently exist in the SYMBOL 2S internal code 
set, code characters must be added to take care of this kind 
of pointer. Allocating one group for each data element will 
result in allowing data elements to grow and shrink without 
affecting each other. There will be no need for a field ex­
pansion routine. It will also mean a greater amount of 
wasted space if the data elements are less than 8 words. 
The storage string of pointers could contain links to 
data oc links to substructure which in turn point to other 
storage strings consisting of other links. This allows the 
representation of an array of any size or shape. As an exam­
ple a 7 X 7 array would be stored in the manner shown in 
Figure U. The NTCH points to a storage string of one group 
containing 7 links to substructure and an end vector mark. 
Each of these links to substructure points to a storage 
string consisting of 7 links to data storage strings. 
The investment in additional space overhead for the 
pointers to the data elements results in some improvement in 
the speed of finding the address of a desired element. Due 
to the uniform length of the link words in the pointer stor­
age string, the search for the component is done by examining 
the group link words of the pointer storage string. As long 
as the subscript is greater than 16, the search is performed 
by getting the address of the next group from the group link 
32 
NTCM 
^ EC; EC I EC:EC|EC:EC| EC:F7| 
L_ 
I : I : I : I 
T 
|ED:ED1 ED:ED|ED:ED| ED:F71 : | | | | 
ED:ED| ED:ED| ED;ED| ED:F7| ; | | | | 
EDiEDI ED;ED| ED:ED| ED:F7| : | : | 
ED: EDI ED; EDI ED:EDI ED:F7| 
I 
I : I 
I : j 
I : 1 
->|ED:ED| ED;ED|ED:ED| ED:F7| : | : | I : j 
-H ED;ED| ED:ED|ED;ED| ED:F7| : j ; | : | ; j 
-HEDrEDI ED;ED|ED;ED| ED:F7| : | 
\ / 
I : I : 1 
pointers to storage strings 4 unused words/group 
containing the data 
EC - link to substructure 
 ^ 1 . Ï- 4-  ^ j — JL _ £iéj — xxiiiv cw uaua 
F7 - end vector 
Figure U. A 7 x 7 array stored using the Modulo 16 scheme 
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vocd and then decrementing the subscript register by 16. 
After this, the subscript is checked to see if it is greater 
than 16, if it is, then the sequence repeats. This is the 
reason behind the choice of Modulo 16 as the name of this 
scheme. If the subscript becomes egual to or less than 16, 
then the address of the desired element can be obtained by 
incrementing the address register by 1 while the subscript is 
decremented by 2. This is done repeatedly as long as the 
subscript is greater than or egual to 2. When the subscript 
is less than 2, then the address is contained in the word 
pointed at by the address register. If the subscript regis­
ter contains a 1, then the address is in the left half of the 
word. A zero subscript means the address is in the right 
half of the word. 
The resulting performance using this scheme is at least 
16 times faster than the word scan and at least 2 times 
faster than the rapid search of the present scheme. The per­
formance becomes better than 2 times faster than rapid search 
or 16 times faster than word scan, if the length of the data 
elements becomes greater than one word. This is possible be­
cause in this scheme the access is independent of the field 
length of the elements. In the present scheme the data ele­
ments are stored one after another in one storage string. 
Thus any increase in the length of the data elements results 
in more words to be scanned through when searching for a com-
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poneat. One negative effect of this scheme is the increase 
in group wastage or number of words unused in the group if 
the space the data elements need is less than one group. In 
addition, the increase in space overhead for links is one 
halfword for each data element. The total number of words 
used for linking can be a very significant number for very 
large arrays. 
To implement this scheme certain parts of the BP have to 
be modified. These are the portions which perform the 
storing and accessing of the array elements. The two sec­
tions of greatest interest are the Structure Assign section 
and the Get Address Subscripted section. The modification in 
the Structure Assign section takes care of the extra store 
operations to maintain tha link words and the assignment of a 
new group for each data element. In the Get Address Sub­
scripted section the big change is the replacement of the 
current pointer, rapid search and word scan routines by a 
single routine to be called the search routine. The flow 
charts for these modified sections together with their re­
spective descriptions can be found in section B of the Appen­
dix. 
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C. Pseudo Level Vectors scheme 
Another scheme of handling dynamically variable arrays 
permits the desired component in a subscripted reference to 
be reached faster than the two previously described schemes. 
This is the Pseudo Level Vectors scheme. Pointers to the 
start of each data element are also used here. In addition, 
an extra amount of space is used to organize and link these 
data element pointers. These additional links and the way 
they are organized allow the search for the desired component 
of the subscripted identifier to depend on the digits of the 
subscript instead of using the whole subscript and counting 
down through the elements. The search for the desired compo­
nent uses each digit, starting with the most significant and 
proceeding in the direction of the least significant digit, 
to trace through the linking until the desired element is 
actually located with the help of the least significant digit 
of the subscript. 
The basic ideas for the Pseudo Level Vectors scheme 
originated with the people involved in the SYMBOL 2B computer 
project in the Digital Systems Department of the Fairchild 
Semiconductor Research and Development Laboratory. Permis­
sion to use this scheme has been granted through communica­
tions with Dr. William R. Smith of Fairchild Semiconductor. 
As originally conceived by the people at Fairchild Semi­
conductor, this scheme was supposed to have been implemented 
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in a second version of the SYMBOL computer. They were 
planning to implement a 5 word group in this proposed version 
of the computer, with a 5 word group, each halfword in a 
group would be assigned a decimal digit. In this way the 
actual BCD subscript could be used digit by digit to locate 
the desired component of the array. 
However, this original Pseudo Level Vectors scheme did 
not mesh very well with the the framework of memory of the 
existing SYMBOL 2S computer. The use of the original Pseudo 
Level Vectors scheme in the existing computer memory organi­
zation would have meant wasting the last three words in every 
8 word group that is used as a vector for linking purposes. 
However, at an early stage of this investigation Or. Boy J. 
Zingg came up with the idea of converting the BCD subscript 
to hexadecimal. The use of hexadecimal subscripts in the el­
ement location process meant that the scheme could be used 
with the present framework of memory without any group 
wastage in the level vectors. The expansion of these basic 
ideas and the development of the algorithms using the scheme 
were done by the author. 
Since there are 8 words in a group, there will be 16 
halfwords in a group which can be used as pointers. Each of 
these halfwords can be made to correspond to a hexdigit in 
the hexadecimal number system. The assignment of hexdigits 
to halfwords is shown in Figure 5. Here the left halfword of 
37 
the first word corresponds to the hexdigit 0, while the right 
halfword of the 8th word corresponds to hexdigit F. Each 
halfword of 32 bits will be divided into a link code field of 
8 bits and an address field of 24 bits. 
hexdigit s 
0 1 2 3 4 5 6 7 8 9 A B C D E F  
I : I : I : I : I : I : I : I : I 
L J 
12 3 4 5 6 7 8 
ha Ifwords 
Figure 5. Assignment of hexdigits to kalfwords 
As the array is created, the number of elements is 
counted so that every time 16 of them have been counted a new 
group or vector must be assigned to contain additional links. 
At the same time links are created with higher level vec­
tors. The groups or vectors are organized into four levels. 
The level number corresponds to the power of 16 that the 
links have in that level. So level 0 corresponds to vectors 
containing 16 to the zero power. The highest level is level 
3 and this will not be completely populated since the maximum 
allowable subscript is 9999 in base 10 or 27OF in 
hexadecimal. 
An example showing how the links are organized in the 
Pseudc Level Vectors scheme is 5hO¥n in Fignro 6. Most of 
the different level vectors for a one dimensional array of 
9999 base 10 elements are shown. The pointers in tiie level 3 
vector point to level 2 vectors. The pointers in level 2 
vectors point to the next level vectors- This linking goes 
on until the level 0 vectors are reached. The pointers in 
the level 0 vectors point to the locations of the actual data 
elements. 
To illustrate how a particular element is reached, two 
cases will be considered with regards to the exampla shown in 
Figure 6. In both cases the subscript is assumed to have 
been transformed to hexadecimal from decimal. For the first 
case, the address of the first element of the one dimensional 
array is desired. The NTCW will point to a vector which con­
tains one element signifying a single dimensional array. 
This element will in turn point to the highest level vector 
which in this case is level 3. The level number of a vector 
will be stored in the first two bits of the group link word 
for that group. It may be recalled that the first 8 bits of 
the group link comprise the rapid search field of the present 
scheme which will not be of any use in this scheme. The 
halfword of the level 3 vector corresponding to the hexdigit 
0 is examined. This link will point to a level 2 vector. 
Again the first halfword of the vector will ba accessed to 
see where it points. The process will repeat until the level 
0 vector is reached. In this case the right halfword of the 
first word is accessed since this corresponds to hexdigit 1. 
The address part of this link should point to data element 
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NTCW 
—J 
Level 
Level 
Level 
Level 
to element 9999 (decimal) 
OTAt? 
to element 1 
Figure 6. One dimensional array of 9999 elements stored 
using Pseudo Level Vectors scheme 
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number 1 of the array. It can be seen that to reach the el­
ement from the NTCH five memory accesses are used. Actually 
six are used since an additional access is used to check the 
highest level number which is contained in a group link word. 
For the second case the address of element number 9999 
in base 10 is desired. The subscript in hexadecimal is 270F. 
Again the NTCH will point to the vector containing only one 
element. This will in turn point to the level 3 vector. 
Here the left halfword of the second word in the group is 
accessed since this link corresponds to the haxdigit 2. 
Again this points to a level 2 vector. From this vector the 
7th pointer is accessed and the address of the level 1 vector 
can be obtained from this pointer. The link corresponding to 
hexdigit 0 of the level 1 vector will yield the level 0 vec­
tor address. Finally, in the level 0 vector, the last 
halfword which corresponds to hexdigit F, will contain the 
address of element 270F in hexadecimal or 9999 in decimal. 
In the case of multidimensional arrays, the level 0 vec­
tors will contain pointers which can point to the starting 
location of data elements or the starting address of another 
array with same organization of level vectors as in Figure 
14. since there isno limit on the number of subscripts, 
this repetition of the same organization of level vectors can 
go on as desired. All of the last set of level 0 pointers 
should point to data elements. 
NTCW 
J 
J 
—1 
»to data element (1,16) 
•to data element (1,1) 
/ ^to data element (16,16) 
L to data element (16,1) 
Figure 7. & 16 x 16 array stored using Pseudo Level 
Vectors scheme 
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To shoif the case of arrays with more than one subscript, 
a 16 X 16 array is shown in Figure 7. since a decimal 16 
transforms to 10 in hexadecimal, the highest level vector 
will be a level 1 vector. That is why in Figure 7 the NTCi 
points to the level 1 vector of the vectors corresponding to 
the first subscript. Only the first word of this level will 
contain pointers since the array is only 16 x 16 (decimal) or 
10 X 10 (hexadecimal). The two level 1 pointers will each 
point to a level 0 vector. These level 0 vectors will each 
contain 16 pointers to substructure. There will be 15 links 
in the vector pointed at by linkword 0 of the level 1 vector, 
while linkword 1 points to the last link. Each of these 16 
links to substructure points to another set of level 1 and 
level 0 vectors. These correspond to the second subscript. 
In all these 16 sets the level 0 vectors contain only point­
ers to data. Shen referencing a desired element, three memo­
ry accesses are used to locate the link to substructure cor­
responding to the first subscript and another three are used 
to find the element corresponding to the second subscript. 
The same number of memory accesses will be used to locate any 
of the members of the 16 x 16 array. 
It can be seen from the first example that the same num­
ber of memory cycles, six, are used to get the address of el­
ement 1 and element 9999. This scheme is definitely much 
faster than the two previous schemes described since no 
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serial accessing and counting down are performed. Ihe ad­
dress of words within a group may be computed so that no 
serial accessing of any sort is performed, even within a 
group. The disadvantage of this scheme is ths large amount 
of overhead space used for linking. A halfword pointer is 
assigned for each data element. These pointers use up the 
same amount of overhead as the Modulo 16 scheme. However, 
over and above this overhead an additional amount of space 
overhead is imposed by the need for links which correspond to 
the vectors of level higher than 0. 
Implementing this scheme means modifying certain parts 
. of the RP. These will be the same sections modified in the 
discussion of the Modulo 16 scheme—the Structure Assign sec­
tion and the Get Address Subscripted section. These are the 
sections of greatest interest since they respectively perform 
the storing and accessing of the array elements. The Struc­
ture Assign section is modified so that it will take care of 
creating and organizing level vectors and the associated 
links in each vector in addition to storing the data elements 
of the array. The Get Address Subscripted section will 
transform the decimal subscript to hexadecimal and then 
search for the desired component through the use of each 
hexdigit in the transformed subscript in following the path 
shown by the corresponding pointers in the different level 
vectors. Again flow charts and detailed descriptions of what 
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is happening in these sections can be found in section C of 
the Appendix. 
One of the things that needs to be changed is the way 
the end of a vector is marked. In the two other schemes an 
extra word in the data storage string of the vector for the 
present scheme and an extra halfword in the pointer storage 
string for the Modulo 16 scheme are used to contain the cods 
characters for the end of vector, the F7. In the Pseudo Lev­
el Vectors scheme all the ha Ifwords in the group correspond 
to a hexdigit, therefore using an extra halfword to take care 
of the end vector is out of the question. Whit is done is to 
mark the link code field of the last pointer with an end vec­
tor mark, F7, if the pointer points to data, or with an end 
structure mark, F8, if the pointer points to another vector 
or structure. In this scheme an ordinary pointer to a data 
element will be marked with a link to data field, ED, in the 
link code field while an ordinary pointer to substructure 
will be marked with a link to substructure, EC. Pointers 
which do not contain any address should have an all zero link 
code field. Since pointers in vectors of level greater than 
0 can only point to lower level vectors, then they will be 
marked by setting the first bit of the link code field to one 
while making the other seven bits zero. This bit will be 
called the activity bit of the link code fieli. With this 
coding any pointer which has not been assigned should have 
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all zeros in the link code field and in the address field. 
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IV. SIMULATION OF THE THREE SCHEMES 
Three implementation schemes foe dynamically variable 
arrays have been described. One objective of this investiga­
tion is to evaluate the present scheme of implementation by 
comparing it with other possible schemes. The quality of an 
implementation will be assessed on the basis of two criteria, 
namely, 
1. speed of element access 
2. efficiency of storage utilization. 
It is desired to find out the cost of having dynamically 
variable arrays in the SYMBOL 2B computer system. The above 
mentioned criteria will provide a measure of the cost of dy­
namic variability in arrays. It is also desired to investi­
gate the trade-offs involved between the two criteria. 
It was decided that the approach to take in this inves­
tigation is to simulate the three implementation schemes. 
The simulation of the different schemes will show how the 
scheme will perform under the same conditions. The simula­
tion will also provide a check on the two alternative schemes 
of implementation at the flow chart level. 
The simulation of the three schemes was achieved by 
writing programs which simulated the storing and accessing of 
array elements of the different schemes. A program simulat­
ing the Structure Assign routine and a program simulating the 
Get Address Subscripted were written for each scheme. These 
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programs were based on the flow charts described in the pre­
vious chapter. 
The programs were written in the SYMBOL Programming Lan­
guage (SPL) and run in the SYMBOL 2B computer system. The 
Structure Assign programs simulated what happened when an 
array was stored using the three different schemes. The Get 
Address Subscripted programs did the same thing for accessing 
a particular array element in arrays which were stored using 
the different schemes. 
The simulation programs followed the previously de­
scribed flow charts very closely. However, the programs did 
not actually perform the SYMBOL memory operations that ap­
peared in the flow charts. Instead, whenever a memory opera­
tion occurs, the programs only increment counters that keep 
track of the number of times that particular operation was 
performed in the routine. 
Aside from the different memory operations, the Struc­
ture Assign programs also keep track of the number of words 
and groups that have been assigned and used by data and by 
links. In this way, the amount of space overhead used when 
storing a particular array can be found. 
This level of detail of the simulation gives all neces­
sary information that is needed in this investigation. A 
more detailed simulation, where the actual memory operations 
are performed, could have been done. However, this kind of 
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detailed simulation would involve a lot more time and effort. 
The only possible advantage this detailed simulation would 
give is a more thorough check of the flow charts for the two 
alternative implementations. A simulation with this level 3f 
detail would be in order only if an alternative scheme is se­
lected and is to be implemented in hardware. In this case, 
the increased checking derivable from the more detailed sima-
lation is a necessity. Therefore for the purpose of this in­
vestigation, which is to study the performance of the differ­
ent schemes, the present level of detail in the simulation 
has been deemed sufficient. 
The simulations were checked and validated by printing 
out what had happened and what was contained in the relevant 
counters after each event. Another check was done for the 
two alternative schemes by using input data for which the 
results have been previously determined. For the present 
scheme of implementation, another method of validation was 
available. One of the convenient features of the SYMBOL 2R 
computer system is the capability of tracing the memory oper­
ations performed by the different processors in the course of 
processing programs. By running programs which stored and 
referenced array elements with Central Processor trace turned 
on, it was possible to get a printed output containing the 
correct sequence of memory operations performed in each case. 
The trace output contains the list of memory operations 
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together with the data transferred and the address from which 
the data came or the address to which it was going for each 
memory operation. 
It has been mentioned that the simulation keeps track of 
the number of times each of the different memory operations 
is used in the course of storing an array or of referencing 
an array element. It is also of interest to know the total 
number of memory cycles spent in storing an array or in ac­
cessing an array element. Since each of the SYMBOL memory 
operations consists of from one to several memory cycles, it 
is necessary to transform each memory operation into memory 
cycles. Table 1 shows the number of memory cycles used in 
each memory operation for the different cases possible under 
each operation. This table is based on the SYMBOL 2B Memory 
Specifications (19) and the SYMBOL 2E Memory Controller Flow 
Charts (20). 
In Table 1 the memory cycles were obtained by following 
the Memory Controller flow charts and counting the memory 
cycles used in each operation. In some memory operations, 
the number of memory cycles involved depends on where the 
next address is. The next address could be the next word in 
the group or the first word of the next group (obtained froa 
the forward link of the group link word). In the case of the 
Store and Assign operation a third possible next address is 
obtained by selecting a group from one of the available space 
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Table 1. Memory cycles used by SYMBOL memory operations 
(assuming no paging involved) 
Memory Operation Next Address Case Memory Cycles 
AG, Assign Group 3 
SA, Store and Assign next word in group 1 
next group address 2 
select next group 9 
F F ,  Fetch and Follow next word in group 1 
next group address 2 
FB, Reverse Fetch and next word in group 1 
Follow next group address 3 
FL, Follow and Fetch next word in group 1 
next group address 3 
FD, Fetch Direct 1 
SO, store Only 1 
SD, store Direct 1 
DS, Delete String 4 
DE, Delete to End of 6 
String 
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lists. In all these transformations from memory operations 
to memory cycles, the cases in the flow charts which involved 
paging were not considered. This is because the simulations 
were made under the assumption that no paging is involved. 
The inclusion of the paging cases in the simulation would 
just increase the number of variables and make the simulatian 
more complicated without increasing the amount of information 
resulting from the simulation (from the point of view of this 
investigation). 
In the computation of the total number of memory cycles 
involved in storing an array or in accessing an array ele­
ment, it was assumed that the next address was the next word 
in the group except in the case of the eighth memory opera­
tion where the aext address was assumed in the next group ad­
dress. This was obtained by accessing the forward link in 
the group link word and hence involves more memory cycles. 
In the case of the Store and Assign operation the next ad­
dress is the next word in the group except for the eighth op­
eration when all the words in the group have been assigned 
and so the next address is the first address of a group se­
lected from one of the available space lists in the same 
page. 
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V. RESULTS AND DISCUSSION 
One of the objectives of this investigation is the eval­
uation of the present scheme of implementing dynamically var­
iable arrays. An evaluation of the present scheme must start 
with studying the effectiveness of the two speed-up tech­
niques used. These techniques are the current pointer and 
rapid search routines. 
All the results of the simulations that will be shown in 
the graphs for the present scheme and for all the other 
schemes were obtained by assuming the field lengths of the 
array elements were all one word long. The effect of in­
creasing field length of array elements in the access time 
characteristics of some schemes will be a linear increase ia 
access time as the field length is increased. In other 
schemes the access time characteristics will be independent 
of the field length variation. Increasing the field length 
of the array elements will increase the amount of space occu­
pied by data but will not affect the amount of space overhead 
used by an implementation scheme. 
Data on the performance of the present scheme with or 
without the use of either or both speed-up techniques were 
generated using the Get Address Subscripted routine simula­
tion program. The average times to access elements of a one 
dimensional array for varying array sizes were generated. 
Only a one dimensional array was used because it was enough 
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to show the access time characteristics of the scheme. Ac­
cessing an element of a multidimensional array only means 
going through the same algorithm several times, with the nua-
ber of times depending on the number of subscripts. Since 
the use of the current pointer is dependent on the manner of 
accessing, data were collected for two cases whenever the 
current pointer was activated. These two cases are the best 
and the worst case possible. The best case tikes place when 
the array elements are accessed in sequence starting with the 
first element, while the worst case happens when the array 
elements are accessed in reverse sequence starting with the 
last element. In the best case the current painter is always 
used, while in the worst case the current pointer is useless 
in accessing from element 99 down to element 1. 
Figures 8a and 8b show the average access time charac­
teristics for the different cases mentioned above. Access 
time will be defined as the time needed to locate a desired 
element of the array and to return its address. Figure 8a 
shows the characteristics for array sizes 10 to 150, while 
Figure 8b shows the characteristics for array sizes 100 up to 
1000. 
In Figure 8a the case of no current pointer and no rapid 
search has an access time characteristic that increases lin­
early with array size and reaches the highest point among the 
cases shown. This characteristic reflects the condition that 
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only the word scan routine is being used. The average access 
time increases as the array size increases since a larger 
array means more words to scan through. Above the ao current 
pointer and no rapid search curve is the characteristic for 
the case when only the current pointer is used and the ac­
cessing is performed in the reverse sequence. For array 
sizes from 10 to 100 the reverse accessing current pointer 
only access time characteristic is higher than the word scan 
only case. This is so because accessing in reverse sequence 
with the current pointer on means memory cycles are spent in 
updating the current pointer which in turn does not lead to 
any speed-up. However, once the array size goes to 100 and 
above the current pointer can not go higher than 99 and so it 
helps by bypassing the first 99 elements when accessing 
beyond element 99. Thus the current pointer enabled reverse 
accessing characteristic becomes better than the word scan 
only accessing characteristic beyond array size 100. 
In the region representing array sizes less than 100 the 
best characteristic is shown by the sequential accessing with 
only the current pointer enabled. The reason behind this is 
that the next element accessed is always located in the next 
word in the array storage string. Also no memory cycles are 
spent in looking at the group link words since the rapid 
search is not activated. The characteristic shows a constant 
average number of memory cycles used in sequentially access­
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ing elements for array sizes up to 100. Beyond 100 the per­
formance gets worse since the current pointer is only good up 
to 99. 
With the current pointer turned off and the rapid search 
activated, the characteristic is much better than the word 
scan only mode. With only the rapid search on, it does not 
matter whether the accessing is done in sequence or not. 
Now consider what happens if both current pointer and 
rapid search are activated. In the sequential accessing 
case, the characteristic with both speed-up techniques used 
is only about 2 memory cycles slower than the current pointer 
only mode in the region of array sizes less than and up to 
100 elements. It becomes much better in the region beyond 
100 elements. In accessing in reverse sequence, having both 
current pointer and rapid search on has a slightly poorer 
performance than the rapid search only mode. Again perform­
ance becomes better when array sizes greater than 100 are 
reached. 
Figure 8b shows the access time characteristics for 
array sizes beyond 100 elements and up to 1000 elements. 
Here again the no current pointer and no rapid search mode 
has the worst characteristic. The next worst characteristics 
are those cases when only the current pointer is enabled. In 
this mode, when accessing is done sequentially, the charac­
teristic is almost parallel to the word scan only character-
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istic for array sizes beyond 200 elements. The offset can be 
accounted for by the saving in memory cycles resulting from 
the accelerated accessing of the first 100 elements when se­
quential accessing is done. When the accessing is performed 
in reverse sequence, the performance characteristic is bad 
compared to the sequential accessing characteristics for 
arrays up to 300 elements. Beyond that value the discrepancy 
between the two modes of accessing decreases as the effect of 
the first 100 elements goes down in the averaging. This is 
the reason why the two characteristics approach each other as 
the array size goes higher. 
Turning on the rapid search alone leads to a much better 
access time characteristic than any of the previous ones 
mentioned. The characteristic is approximately 8 times 
faster than the charcteristic for the no current pointer and 
no rapid search. This follows the predicted performance re­
sulting from use of this technique. 
Additional improvement in access time characteristics 
can be obtained if the current pointer is turned on at the 
same time as the rapid search. The improvement over the 
rapid search only mode is due to the speed up in the sequen­
tial accessing of the first 100 elements. Accessing in 
reverse order results in only a slightly poorer characteris­
tic. Here again it can be seen that the difference between 
accessing in sequence and in reverse sequence becomes smaller 
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as the array size increases and the weight of the first 100 
elements in the average goes down. 
Now consider the two alternative schemes proposed in 
order to see how their performance compares with the perform­
ance of the present scheme. Figure 9 shows the last element 
access time characteristics of the present scheme, the Modulo 
16 scheme and the Pseudo Level Vectors scheme. For the 
present scheme several cases are shown. These cases repre­
sent the different combinations of speed-up techniques used. 
Sequential access data is used for the present scheme since 
it represents the best possible performance. In the two 
other schemes the mode of accessing does not affect the 
access time characteristic. Remember that the access time 
here is not average but rather the actual number of memory 
cycles used in order to reach the last element of aa array 
with the array size as the independent variable. 
The present scheme characteristics are the same as those 
shown in the two previous figures. It should be noted howev­
er that the characteristics when the rapid search is enabled 
are not smooth. The reason behind this is that the last 
group in the array storage string is always word scanned 
instead of being rapid searched. The number of words that 
are word scanned depends on where the last element is stored 
in a group. And so for small arrays this causes the erratic 
behavior of the access time characteristic. 
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The best case possible for the present scheme is when 
both current pointer and rapid search are enabled, comparing 
this characteristic with the Modulo 16 scheme will show that 
the alternative scheme has a better performance. The Modulo 
16 scheme performance characteristic is about 2 times faster 
than the present scheme. However, a look at the Pseudo Level 
Vectors scheme access time characteristic will show that it 
is much better than all the other schemes. 
The slopes of the characteristics on the access time 
against array size plane show the degree of dependence of a 
scheme's access speed on the array size. The present scheme 
using no current pointer and no rapid search is the most de­
pendent on array size and hence it rises most rapidly. The 
use of the current pointer does not affect the slope, instead 
it only shifts the characteristic lower by a fixed amount. 
The rapid search routine cuts down the slope to 1/8 of the 
original value. The Modulo 16 scheme represents another cut 
by a half of the slope of the rapid search activated charac­
teristics. 
The Pseudo Level Vectors scheme represents the most sig­
nificant reduction in slope since the slope of its character­
istic is almost horizontal. It is not actually horizontal. 
The access time increases by one memory cycle for every in­
crease in power of 16 of the number of elements in the array. 
Thus the access time characteristic increases by 1 at 16, 
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256 and 409 6. The Pseudo Level Vectors scheme is for all 
practical purposes independent of the array size. This 
scheme also guarantees that any array element from 1 to 9999 
can be accessed within 14 memory cycles. Actually, all the 
elements of an array from the first to the last will be 
reached in a definite number of memory cycles. The actual 
number of memory cycles depends on the array size. 
Figure 10 shows the comparison of average access time 
characteristics between several cases of the present scheme 
and the two alternative schemes. The characteristics with 
rapid search turned on are smoother and less erratic than in 
the previous figure as a consequence of the taking of aver­
ages. Again it can be seen that the beneficial effect of 
rapid search. Modulo 16 scheme and the Pseudo Level Vectors 
scheme is the reduction in the degree of dependence on array 
size as evidenced by the decline in slope of their respective 
characteristics. 
It must be remembered in Figures 9 and 10 that ths char­
acteristics were obtained while assuming that the field 
length of each of the array elements is one word. The access 
time characteristics for the present scheme gets progressive­
ly worse as the array elements increase in field length. On 
the other hand, the Modulo 16 scheme and the Pseudo Level 
Vectors scheme have been set up so that the access time char­
acteristics are independent of the field length of the array 
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elements. 
It seems from Figures 9 and 10 that the access time 
characteristics of the Pseudo Level Vectors scheme is the 
best among the alternatives. However, before immediately 
proclaiming the Pseudo Level Vectors scheme as the best im­
plementation scheme the other criterion for determining the 
quality of an implementation should be considered. 
Looking at Figure 11 will show how the different schemes 
perform from the point of view of this other criterion. This 
figure shows the space overhead characteristics for the three 
different schemes for varying array sizes. Two cases are 
considered for each scheme. The first case is for a one di­
mensional array, a 1 z n array. The other case is for a 2 x 
n array. In both cases the array size is increased by in­
creasing n, the number of columns. 
At first glance the space overhead characteristics seem 
to show the same thing as the access time characteristics. 
That is the different schemes cause a reduction in slope of 
the characteristics or that the degree of dependence on the 
array size is reduced by the different schemes. However, a 
closer look will reveal that the two extreme schemes have 
interchanged their positions. The present scheme of imple­
mentation has the best space overhead characteristic while 
the Pseudo Level Vectors scheme has the worst. The Modulo 16 
scheme's utilization of space overhead is almost as bad as 
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the Pseudo Level Vectors scheme. 
The space overhead characteristic of the present scheme 
is horizontal. It is independent of the number of elements. 
On the other hand, the two alternative schemes' space over­
head characteristics are very dependent on the array size. 
The Modulo 16 scheme characteristic shows a linear variation 
of space overhead with array size. This is due to the as­
signment of a half word link for every element in the array. 
The Pseudo Level Vectors scheme space overhead shows about 
the same linear dependence on the number of elements in the 
array. A jump or discontinuity is noticed when the number of 
elements in the array is 16. This is accounted for by the 
creation of a new level vector foe every power of 16. other 
jumps will occur at 256 (162) and 4096 (163) if the axes of 
the graph are extended sufficiently. 
Now consider the effect of increasing the number of sub­
scripts or dimensions of the array. There seams to be a 
uniform effect for all three schemes, increasing the number 
of subscripts to two results in approximately doubling the 
amount of space overhead used in each scheme. This is due to 
the creation of additional linking as the number of dimen­
sions increase. 
The storage efficiency of a scheme will be defined as 
the number of words assigned to data elements divided by the 
total number of words assigned including link words. The 
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Modulo 16 scheme will have a fairly constant storage effi­
ciency since its overhead characteristic varies linearly with 
array size. The Pseudo Level Vectors scheme will also have 
fairly constant storage efficiencies at the linear portions 
of the characteristic. Changes in storage efficiency will 
occur at the jumps at 16, 256 and 4096. Finally, the present 
scheme will have a storage efficiency that will improve as 
the array size increases since the number of words used for 
linking remains the same with increasing array size. The 
storage efficiency mentioned here is with respect to Logical 
Storage. It must be remembered that Logical Storage by 
itself uses 12.5% of the virtual storage as overhead for Log­
ical Storage administration (13). 
The storage efficiencies for some array sizes were com­
puted for the different schemes. The array sizes used were 
10, 100 and 1000. As expected the storage efficiency of the 
present scheme started out very good for the small array and 
became excellent for the larger arrays. It started at 91% 
for the 10 element array and became 99% for tke 100 element 
array and was 99.9% for the 1000 element array. 
The storage efficiencies of the two other schemes were 
much lower since they use up a lot more space overhead for 
linking. The Modulo 16 scheme had storage efficiencies that 
ranged from 64.5% for the 10 element array and became 66.6% 
for the 1000 element array. The Pseudo Level Vectors scheme 
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has about the same efficiency. Its storage efficiencies 
ranged from a lov of 64.9% to a high of 66.6%. These effi­
ciencies are with respect to Logical Storage. In order to 
find the efficiency with respect to virtual storage the Logi­
cal Storage efficiencies must be multiplied by 87.5%. This 
is the efficiency of Logical Storage with respect to virtual 
storage. 
It must also be mentioned that the present scheme mini­
mizes group wastage since it stores the elements one after 
another in one storage string. On the other hand, in the two 
other schemes the group wastage can be considerable since 
each data element is assigned one storage string. The effect 
of this is to make the access time characteristic independent 
of the field length of the elements. 
The results regarding the performance of the three 
schemes are summarized in Figure 12 which shows the space 
time characteristics. Here the access time is plotted 
against space overhead with array size as the third parame­
ter. It must be kept in mind that these are all for a single 
dimensional array. Two cases are actually shown for the 
present case even though these two cases lie on the same 
straight line. The first case represents the present scheme 
with no current pointer nor rapid search, while the other 
case represents the present scheme with both current pointer 
and rapid search activated. The two cases lie on the same 
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line since they use up the same amount of space overhead. 
However, it must be remembered that this is Logical Storage 
overhead. The rapid search technique uses ths spare bits in 
the virtual storage overhead used for Logical Storage admin­
istration. The effect of the use of current pointer and 
rapid search is to collapse or shrink the characteristic into 
a shorter vertical line. Their effect is to approximately 
speed up the sequential access time by about ten times. 
In spite of these two speed-up techniques the present 
scheme is very slow compared to the Modulo 16 and the Pseudo 
Level Vectors scheme. However, the speed in accessing of 
these two schemes results from the use of a large amount of 
space overhead. Clearly the two schemes have traded in­
creased space overhead for faster element accessing speed. 
The Pseudo Level Vectors scheme represents a very good 
implementation from the point of view of the speed o£ element 
access criterion, but it is a poor implementation from the 
point of view of storage efficiency. On the other hand, the 
present scheme is a very good implementation in terms of 
storage efficiency bat it is poor from the other point of 
view. The present scheme can be characterized as a space 
saving and time consuming implementation, while the Pseudo 
Level Vectors scheme can be described as a time saving and 
space consuming implementation. 
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Since the access time and the overhead space ace used to 
assess the quality of the implementation schemes, the graph 
of the access time against overhead space should reveal the 
characteristics of a desirable implementation. In this graph 
the distance of a particular array size point from the origin 
is the measure of the quality of an implementation. Consider 
Figure 13 as an example. In this figure assume points & and 
B are characteristic points of two different schemes for the 
same array size. Clearly, the shorter the distance from the 
origin the better is the implementation. Implementation A is 
better than B since it has faster access time and it consumes 
less space overhead. 
However, for implementations whose characteristic points 
for the same array size have the properties of being equidis­
tant from the origin and of having different access times and 
overhead spaces, deciding which is the better implementation 
is not as straight forward. As an extreme example consider 
points C and D in the figure. For some applications which 
place a high premium on memory space, implementation C is 
more desirable since it uses less space overhead even though 
it is slower in accessing elements. On the other hand, ap­
plications placing emphasis on fast processing times would 
find implementation D more attractive since it gives faster 
access time at the expense of higher memory space overhead. 
All this goes to show that the desirability of a scheme as 
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based on the two criteria is very much dependent on the 
weight assigned to the criteria. The weighting will also 
affect the trade-offs involved between time and space. As 
long as the criteria have the same weight, the closer the 
characteristic point of a scheme is to the origin the more 
desirable is the scheme. 
Turning back to Figure 12, it seems that a desirable ia-
plementation should be able to access any array element 
within 20 memory cycles and yet avoid using up space as fast 
as the Pseudo Level Vectors scheme. A possible way to 
reconcile these two requirements could be obtained by combin­
ing the best features of the present scheme and the Pseudo 
Level Vectors scheme. The Pseudo Level Vectors scheme 
achieves its good access time characteristics by the use of 
more linking. The level 0 pointers are what use up most of 
the space overhead. The present scheme uses a minimum space 
overhead by storing array elements one after another in a 
storage string. If the level 0 links are dispensed with and 
if the present scheme is used in storing the array elements, 
then maybe a more desirable implementation will result. 
By retaining only the level vectors higher than 0, the 
space overhead is reduced considerably. To satisfy the 
search procedure that is keyed by the hexdigits of the sub­
script, the array elements must be stored one after another 
in blocks of 16 in each storage string. Figure 14 shows how 
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this proposed scheme will store and link a single dimension­
al array of 9999 elements. 
Under this proposed scheme, accessing an element is 
performed in the same manner as the Pseudo Level Vectors 
scheme until level 0 is reached. In this proposed scheme 
level 0 will contain actual data elements instead of another 
set of pointers. These data elements will be stored one 
after another in groups of 16 in each storage string. In 
this way the last hexdigit of the subscript is used to locate 
the data element in the storage string. This element can bs 
obtained by use of the rapid search technigue in that partic­
ular storage string. In Figure 14 the data elements are one 
word long so that the elements in the first group of the 
storage string can be found in one rapid search fetch of the 
group link word and those elements in the second group could 
be located in another fetch of the group link word. In the 
cases where there are more than one subscript, the level 0 
can contain links to substructure in addition to actual data 
elements. 
Since the level 0 pointers in the Pseudo Level Vectors 
scheme constitute the biggest user of space overhead, the re­
moval of these pointers results in tremendous savings in 
space overhead. By grouping elements in blocks of 16 and 
using rapid search, an element can be accessed eithin 15 mem­
ory cycles provided all the elements are only one word in 
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field length. One difference between this proposed scheme 
and the Pseudo Level Vectors scheme is the dependence of this 
proposed scheme on the field length of the data elements. 
Increasing the field length of the data elements will mean 
increasing the number of words to be rapid searched. The 
effect of this linear dependence is minimized since there are 
only 16 elements per storage string to be rapid searched. 
This proposed scheme will need to use one vori to mark the 
end of a storage string with less than 16 elements. 
To compare the performance of this proposed scheme, the 
space overhead and average access time were computed for 
array sizes of 10, 100, 1000 and 9999. Figure 15 shows the 
performance of this scheme as plotted with the overhead space 
access time characteristics of the other schemes. The pro­
posed scheme is only a couple of memory cycles slower than 
the Pseudo Level Vectors scheme and still much faster than 
the Modulo 16 scheme. The other good thing about it is that 
it consumes only about one tenth of the space overhead used 
up by the Pseudo Level Vectors scheme. 
The storage efficiecies of this proposed scheme were 
computed for the array sizes of 10, 100, 1000 and 9999. The 
efficiencies ranged from a low of 91.7% to a high of 96.5%. 
Again these efficiencies were computed with respect to Logi­
cal Storage. They will have to be multiplied by 87.5% in 
order to obtain the efficiency with respect to virtual stor-
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age. 
I 
This proposed scheme does not have as much group wastage 
as the Pseado Level Vectors scheme since data elements are 
stored one after another in their respective storage strings. 
Group wastage in this scheme will be more than that for the 
present scheme since every 16 data elements occupy one stor­
age string instead of having all data elements in one storage 
string. 
All the preceding paragraphs have shown that this pro­
posed scheme is a much more desirable implementation than any 
of the other schemes since it is able to access any of the 
array elements within 15 memory cycles (for one word long 
data elements) and still keep its storage efficiency with re­
spect to Logical Storage at around 96% or about 8U% with re­
spect to virtual storage. 
Throughout this chapter the implementation schemes have 
all been assessed on the basis of speed of element access and 
storage efficiency. It must be kept in mind that na claim is 
made that these are the only two criteria that must be used 
in selecting a scheme of implementation. There are other 
considerations which can affect the choice of a desirable im­
plementation scheme. For example, the present scheme of im­
plementation is the most flexible among the schemes that have 
been considered. This flexibility is due to the fact that 
there are generally no links pointing to the array elements. 
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An additional element can easily be inserted in the storage 
string of array elements and the only effect of this will be 
to push back all the elements after the inserted element in 
the numbering sequence. In other words, the net effect is to 
increment the subscripts of the succeeding elements by one. 
On the other hand, an element can be deleted from the middle 
of the storage string and its sole effect will be to move all 
succeeding elements up by one in the numbering sequence. 
This means that the elements coming after the point of dele­
tion will now be referenced by their old subscripts minus 
one. This insertion or deletion of elements is practically 
impossible in all the other schemes since a specific pointer 
is assigned to each element or blocks of elements. Associ­
ated with the location of this pointer is the subscript of 
the array element. And so insertion or deletion of elements 
within the array will put the numbering and locating system 
out of order. * 
Another consideration which may have some weight in the 
choice of a desirable scheme is the amount of hardware logic 
that will be necessary to actually implement the scheme. 
Judging on the basis of the amount of code needed for the 
simulations, the first two schemes may require roughly the 
same amount of logic to implement. The Pseudo Level Vectors 
scheme needs more hardware to keep track of all the linking 
going on. However, the proposed scheme will require more 
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logic to implement since it essentially combines the present 
scheme and the Pseudo Level Vectors scheme. As such, the 
proposed scheme must have the logic for each scheme in order 
to function properly. 
Finally, another possible consideration could be the 
type of arrays that are going to be dealt with. Though the 
present scheme is generally the most efficient scheme in 
terms of storage utilization, the case of sparsely populated 
arrays is an exception. In the present scheme the represen­
tation of a null element takes up one whole word in the stor­
age string. The Modulo 16 and the Pseudo Levai Vectors 
schemes use a halfword to represent a null element, so that 
they are more efficient than the present scheme in this case. 
For extremely sparsely populated arrays the Pseudo Level 
Vectors scheme becomes more efficient since it might be able 
to stop the allocation of pointers at a level higher than 0. 
For these extreme cases even the proposed scheme is more ef­
ficient than the present scheme. 
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VI. SOHHABY AND COMCLOSIONS 
In the SYMBOL 2B computer system an array has the 
ability to change in shape and the elements can grow or 
shrink in size. Because of this dynamic variability of the 
array elements and because of the way memory is organized ia 
the system, it is impossible to predict the location of the 
next array element. As a result the address computation ac­
cessing scheme used in conventional computer systems is not 
applicable here. 
The only way to reach the array elements in this kind 3f 
environment is to create paths that have to be traversed to 
reach the elements. In order to reach a point or an element 
as quickly as possible, a direct path from the root or start­
ing point to that desired point must be created. An imple­
mentation which is minimizing the access time to reach the 
array elements must create separate direct paths to each of 
these elements. The paths are created by means of links and 
at the expense of memory space. An implementation scheme 
that seeks to minimize the memory space overhead must reduce 
the number of paths that have to be created. 
The present scheme of implementation has taken the di­
rection of minimizing the memory space overhead. As a result 
this scheme creates only a single path which passes through 
all the actual elements, it does not take too many memory 
cycles to reach the elements near the root of the path. How­
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ever, as one gets farther down the line it takes more and 
more time to reach the elements. The obvious disadvantage of 
this from the point of vie* of speed of element access is 
that all the elements preceding the desired element must be 
passed through before the desired element is reached. Since 
the scheme passes through the complete element, the perform­
ance becomes worse as the length of elements increases. 
Because of this disadvantage, two techniques have been 
used to speed up the accessing of array elements. The basic 
idea behind the current pointer technique is to skip through 
the elements that have been traversed in the previous access 
when accessing elements in sequence. However, the results in 
the previous chapter show that this technique is of limited 
effectiveness. Its effectiveness is limited by two condi­
tions. It is only good up to 100 elements and it is useless 
if the accessing is not done in ascending sequence. 
Much more effective is the rapid search technique. This 
technique essentially accelerates the traversal of the path 
to the elements. This is achieved by creating a shorter path 
composed of bits which have a one to one mapping with the 
words in the actual and longer path. The starting points of 
the data elements are marked in this shorter path. This 
rapid search technique is limited by the fact that a single 
path is traversed and so elements preceding the desired ele­
ments have to be passed through. 
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The Modulo 16 scheme is at least twice as fast as the 
rapid search technique in accessing speed. In this scheme 
the speed-up is attained by having the path to be traversed 
contain only the starting address of the data elements and 
not the actual elements themselves. Thus this scheme avoids 
going through the whole elements by just traversing the links 
to the actual elements. In spite of this faster speed, the 
performance of this scheme is also limited by the condition 
that there is only one path that can be traversed. This 
scheme probably represents the fastest accessing speed at­
tainable with the use of a single path. It suffers from the 
same disadvantage of having to pass through the elements pre­
ceding the desired element. The Modulo 16 scheme also uses 
more overhead space than the present scheme. 
In order to improve the access speed much more than that 
attained by the Modulo 16 scheme* it is necessary to create 
paths that lead to the elements without passing through the 
other elements. This is the approach taken by the Pseudo 
Level Vectors scheme. It creates a separate path from the 
starting point to each of the elements. The Pseudo Level 
Vectors scheme uses the hexdigits of each subscript to trace 
through the path to each element. Because of these separate 
paths to each element, this scheme has the best access time 
performance characteristic. However, this is achieved at the 
expense of considerable space overhead. 
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The proposed scheme, which was described ia the previous 
chapter, is an implementation which looks good from both the 
speed of element access and the storage efficiency criteria. 
Faster element access is attained by more thai one path to 
the elements. The storage efficiency is kept high by not 
creating a path for each element. The elements are grouped 
into blocks of 16 and each block has a separate access path. 
The rapid search technique speeds up the accessing once a 
block of 16 elements in one storage string is reached. 
Several implementation schemes for dynamically variable 
arrays have been described. These schemes were simulated to 
get data on their performance characteristics. The resulting 
performance characteristics with respect to two criteria have 
also been presented. These two criteria are the speed of el­
ement access and the storage efficiency of each scheme. 
These are essentially measures of the cost of implementing 
dynamically variable arrays. 
The present scheme has been shown to be the most effi­
cient in the use of storage. However, this is achieved at 
the cost of access time. The Modulo 16 scheme displays both 
faster accessing and reduced storage efficiency. The Pseudo 
Level Vectors scheme shows that the access time cost can be 
significantly reduced at the expense of storage efficiency. 
These results show that there is a trade-off between the tiae 
and space cost as represented by the two criteria used in 
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assessing each scheme. Any improvement in performance vith 
respect to one criterion is attainable only at the expense of 
some degradation in performance with respect to the other 
criterion. 
However, a desirable implementation must have good per­
formance with respect to both criteria. And so a scheme is 
proposed which gives fast element accessing speed and which 
also retains a high storage efficiency. This is clearly the 
most desirable among the schemes of implementations if the 
two criteria for assessing the quality of an implementation 
are given equal weights. This proposed scheme also demon­
strates that it is possible to achieve the benefits of dynam­
ically variable arrays at a lower cost than any of the other 
schemes. 
Even though all the performance characteristics were ob­
tained under the assumption of no paging, the proposed scheme 
will have some implications on the paging rate of the Refer­
ence Processor (BP). The BP, with the present scheme of 
implementing dynamically variable arrays, has one important 
problem with regard to handling large data arrays. When a 
particular array member is required, the BP searches through 
the array of variable length fields to reach that array mem­
ber. If a page-out is encountered, the Central Processor 
(CP) shuts down on that terminal until the required page has 
been loaded into the core memory. When the CP, and subse­
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quently the BP, is started up on the terminal once again, the 
BP begins the search process over again, instead b£ starting 
from where the page-out vas encountered. Consequently, if 
the array is larger than the amount of core memory allocated 
to that terminal, no forward progress will be made. 
This problem indicates that in order to reach a desired 
element located in a certain page, the present scheme re­
quires a working set (21) consisting of that particular page 
and of all the pages containing the elements preceding the 
desired element. If this working set size is larger than the 
allocated core memory, then thrashing (22) occurs. 
On the other hand, the proposed scheme needs only the 
page or pages containing the level vectors and the page con­
taining the desired element. The proposed scheme can reach 
the desired component through the linking in the level vec­
tors and so it does not need to search through the pages con­
taining the preceding elements. Therefore, the proposed 
scheme requires a smaller working set in order to reach the 
array elements even for large arrays. The working set size 
can be minimized by concentrating the level vectors in as few 
pages as possible. In this scheme once the page containing 
the required element is loaded into core memory in addition 
to the page of level vectors, the BP can begin the searching 
process over again and find the desired element without gen­
erating a page-out. As a result, the use of the proposed 
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scheme will allow the BP to handle large data arrays even 
without having restart capability (this is the direction 
taken by the current effort to solve this problem) or soft­
ware for breaking large arrays into manageable sizes. 
The results of this investigation indicate that the next 
step in the work on the SYMBOL array handling capability is a 
software implementation of this proposed scheme. Hopefully, 
the performance of this software implementation will lead to 
a hardware implementation. 
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IX. APPENDIX: FLOW CHARTS AMD THEIR DESCRIPTIONS 
A. Present Scheme 
All the flow charts in this section on the present 
scheme are from the Reference Processor Flow charts (18). 
The algorithm performed by the Structure Assign section will 
be described with the help of the flow chart shown in Figure 
A1. This and all other following flow charts in this appen­
dix contain the abbreviations for the SYMBOL memory opera­
tions which are described in (19). An example of the format 
for memory operations in the flow charts is the following: 
FF/A1/A4/W1. This represents a Fetch and Follow memory oper­
ation using the A1 address register as the source address 
with the next address returned to A4 and the lata to data 
register 01. The various registers used in the section are 
also noted in the figure. 
The Structure Assign section is called when the signal 
AGN4 is turned on. Phase 2 is entered where an assign group 
is performed in order to create a temporary stack. This tem­
porary stack will be used to maintain the links to the vari­
ous structure points as the structure is passed over. Phase 
3 fetches the source data from the IS stack and analyzes it 
to ascertain what it is. A left super group mark will mean 
reentering phase 3 to fetch the next source data. On the 
other hand, a left group mark implies entering phases 4 and 5 
in succession. Phase 4 assigns a new area for that structure 
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NORMAL DATA. WORD 
12 3 
05 ERROR 
REGISTERS 
Al NT ADDRESS OF DEST 
A3 A2 FLAG END OF GROUP 
A4/A3 DESTINATION 
A5 SOURCE MEM ONR 
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DS/W2L/-/ 
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FR/A6/A6/A4(L) 
A3(L) 
RSGF 
IF ASTCH,STCHR 
RPCLR RSGF 
STCHR, EVS 
RPCLR 
SA/A6/A6/A4(L) 
S0/A4/-/1111 0111 
RSGP 
G^DRF GADDRF 
AQ(4F 
DS/A8/-/ 
SA/A4/A4/1110 1100 
W2,56 
RSGP 
DS/A8/- /-
GADDRF 
RTSG 
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RTSG 
RPCLR 
SA^A4^A4^1_ GADDRF 
RSGP 
56 56 
FF/ A5/ A5/ W1 RASTCH 
Ô"4 1 W 
MOK 
A4 /A6/-
AG/LA3/A8/RRTSG 
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hC TO owkrm^T\r\x.TKt 
A8 IS STACK-UP (TEMP) 
A9 IS STACK-START 
W1 TEMPORARY 
W2L NEXT DEST. WORD pig^re Al. Structure Assign section 
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level while phase 5 stores a link to substructure pointing to 
I 
that data area. In phase 3, if a right group mark or a right 
super group mark is encountered, then phase 9 is entered and 
an end vector is stored in that structure level. Finding a 
right super group mark in phase 3 also sets the flip flop 
BTSG. If the source data in the stack is not any of the pre­
vious structure marks, then it must be a normal data word. 
This is stored into the present structure level in phase 13. 
I 
In all these cases the rapid search generate process is 
initiated through phases 6, 10 and 14 respectively. These 
phases also set up the various specialized conditions for the 
rapid search generate routine. If a left group mark had pre­
viously been encountered and phases 4, 5 and 6 had been 
passed, then phases 7 and 8 are entered. These two phases 
cause the new structure level to be put on the stack of 
structures so that that point can be recovered upon finishing 
with this structure level. Phase 8 leads to a recycle back 
to phase 3. Similarly, encountering a right group mark or a 
right super group mark and then passing through phase 9 and 
then phase 10, will mean going to phase 11. This phase pops 
up the structure stack because the structure had bean com­
pleted at that particular level. If a normal data word had 
been encountered and phases 13 and 14 had been passed, then 
recycle back to phase 3 because there has beea no change in 
the structure levels. The final exit from this section is 
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started when the right super group mark is detected in phase 
I 
3 then leads down through phase 9 and 10. In phase 10, 
detecting the RTSG flip flop turned on in phase 3 will lead 
to phase 12. This phase performs the termination of the rou­
tine after deleting the temporary stack which had been used 
for the structuring process. 
What happens in the Set Address Subscripted section is 
shown in the flow chart in Figure A2. The names and func­
tions of the registers used are also given. The Get Address 
Subscipted section waits in phase 1 for the proper operation 
code from the IS. What the RP will be encountering in the IS 
stack is the subscripted identifier address which is followed 
by a list of subscripts arranged in sequence with the highest 
level subscript first. The list is terminated by a right 
bracket. 
When phase 2 is entered the subscripted identifier ad­
dress word is accessed in order to ascertain the type of link 
to be worked on. The first 8 bits of the word are checked 
since these contain the link code. If it is a simple vari­
able or a complete structure, then phase 4 is entered in 
order to access the name table entry for that item. At the 
same time, the proper flip flop is set to flag the type of 
datum being worked on. NVF indicates a name of a simple var­
iable field and LKFLD indicates a link to a structure field. 
Back in phase 2, if a link to data in name table is detected. 
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RSLDF 
AT FOP = 1111 1101 
/ mk J /W1 
FF/ RIN0P/A5/A4(L) ,A1(R) 
/RSONFF/ /IF 4 6, SINOP 
/ Ltf20 / /IF 32, SSONFF 
RNMFF, SINFF, RLKFLD, ENMLK 
4'5 7 5(SSU)F) 4.7 
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RECPP, RNVF 7 / _ SECPP 
IF 6, SNVF 
IF 6, SLKFLD 
IF 7, SNMLK 
LF, LFIN 
A4-4W2L 
A1-»W2R 19,20,21 
/ W2L / / W1 
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Figure A2. Get Address Subscripted section 
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Figure A2. Get Address Subscripted section 
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then the SLOP flip flop is set and phase 9 is entered. If a 
I 
link to a field of a structure is detected, tkea a substruc­
ture is being dealt with. In this case, registers are loaded 
with the proper addresses in phases 7 and 8. in phase 22 
that substructure point is accessed in order to begin analy­
sis from that point on down into the substructure. Depending 
on the condition, either the name flip flop NHFF or the LSFLD 
is turned on. This phase leads to phase 9. 
Phase 9 is the basic fetch phase for each subscript from 
the IS stack. The subscript register is cleared and then 
loaded from the top of the stack. The contents of the flag 
field are then tested. A null indicates a need to repeat 
phase 9. k colon will cause a branch to the character fetch 
routine which will not be covered here. Detection of a right 
bracket indicates that subscripting is finished and starts 
the termination procedure. 
If it is not any of the above, then it must be an 
integer code which indicates a valid subscript that must be 
processed. Two possible branches may be taken under this 
condition. If the SLDF flip flop is on, indicating the data 
was in the name table, then the branches may lead to phase 17 
or phase 15. Phase 17 signals that data has been destroyed 
by a processing error. Phase 15 is entered if an IN test re­
sponse is desired. The IH test is a check to see if a par­
ticular component is contained in a structure. This is 
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necessitated by the fact that accessing a nonexistent compo-
I 
nent creates that component. If the SLDF was off, phase 13 
is immediately entered for checking of the various cases, k 
zero subscript will cause 99 99 to be loaded into the sub­
script register and will set SLDF before going back through 
phase 13 again. These conditions will allow subscripting to 
continue on until the end of the vector. 
Also in phase 10, detection of a nonlink or a simple 
! 
field causes entry to phase 5 in order to check for a null 
field so that field creation can take place, otherwise the 
exit taken is to phase 17 where the error is indicated. If a 
link field is detected, either phase 19 is entered to start 
the current pointer routine or phase 20 is entered to start 
the rapid search routine if no current pointer exists. After 
the current pointer finishes, the rapid search starts from 
the current pointer address unless the subscript became zero 
in the current pointer routine. If the subscript does not 
become zero in the rapid search routine, then phase 21 is en­
tered to start the word scan routine. 
The current pointer routine flow chart is shown in 
Figure A3. This routine is started by a SSIP signal from 
phase 19 of the main Get Address Subscripted routine. The 
current pointer is subtracted from the subscript register in 
phases 2 and 3 and then a test for underflow is performed in 
phase 4. Underflow indicates the current pointer is larger 
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than the subscript and hence cannot be used, so phase 5 
I 
restores the subscript to its old value before terminating. 
55 IF, AT 55 IP: 
II 
DIfU, DIFCP 
12 
DIPT, A3->H2L 
11 
I 
I 
V 
I 
I UNDBF 
I 
I EGRPR 
: 
UNDRF 
I il 
1 
CPFS, 551; I 
I 
I 
V 
/ A5 / / 
FR/ CSUB /-/ SOB 
/ W1L->A3/ / 
15 
CCP, SA2M1 
J 
Figure A3. Current pointer routine 
The rapid search routine, whose flow chart is shown in 
Figure AU, will now be considered. Phase 2 accesses the 
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group of the vector. If not, then rapid search can go on and 
phase 3 is entered. In phase 3, if the subscript is not zero 
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AT SS2P: 
IF CPFS, SCPDN 
/A3H/ /A4(L) 
FF/CHIS/-/LRS 
' / /RCPDN 
CPDN CPDN 
Last Group 
FF/A3/A4/-SS2F 
SS2F FAG 
AT REGS 
MEM 
SUBZ SUBZ 
EGRP EGRP I 
DIFU 
IF SUBLT, DIFRS,IA23 
IF SUBLT, IA21 
IF SUBLT*RSBITS, DIFON 
IF SUBLLST-RSBITS, GPADD 
FAG 
AT REGS 
SS2F 
SA2MI 
Figure A4. Rapid search routine 
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and the end of the group has not been reached, then phase 10 
is entered. Here the rapid search field is checked and the 
subscript register is decremented while the address register 
and current pointer register are incremented. Phase 10 leads 
back to phase 3. If the subscript is not zero and the end of 
the group is reached, then the address register is loaded 
with the address of the next group in the storage string. 
Then phase 4 is entered t3 reset the &2 register to minus oae 
and from here back to phase 2 where the cycle starts all over 
again. If the subscript register becomes zero in phase 3, 
then phases 5 and 6 are entered to load the proper data ad­
dress and to call the current pointer generate routine to 
update current pointer and finally, to terminate the rapid 
search routine. As long as the subscript is nonzero, when 
the end of the group is encountered phase 2 is reentered to 
access the group link word of the next group to be rapid 
searched. This sequence repeats until either the subscript 
goes to zero or the last group in the vector is reached. The 
last group is always word scanned because of the possibility 
of oversubscripting which creates new structure points. If 
the last group is reached and CPDN is set, then the current 
pointer operation is valid and the current pointer must be 
updated with the latest value from phases 7 and 9. If CPDN 
is off, then a simple exit from the routine is taken via 
phase 11. 
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All the proper terniaations lead back to phase 20 of the 
main Get Address Subscripted routine where the subscript reg­
ister is checked to see if it is zero or not. If it is zero, 
then the search is complete. Otherwise, the word scan rou­
tine is initiated by the signal SS3P and then phase 21 is en­
tered to wait for the word scan routine to finish. If 
neither the current pointer nor the rapid search routine 
could be used, then the word scan would have been entered di­
rectly. 
In the word scan flow chart shown in Figure A5, phase 1 
waits for the initiating signal SS3P and then tests for the 
various status conditions. The most basic case is that of a 
link field. This case leads to phase 2 where a word is 
fetched from the storage string making up the vector and then 
tested for component starts. Whenever a start is found, a 
jump to phase 5 is performed. Here the subscript register is 
decremented by one while the current pointer address register 
is incremented by one. Then phase 6 is entered and the sub­
script register is checked to see if it has gone to zero. If 
not, the sequence is repeated by going back to phase 2. This 
goes on until finally the subscript becomes zero and then the 
current pointer generate is called to update the current 
pointer. After this is done, the section is exited in order 
to return to the main Get Address Subscripted routine. I£ an 
end vector is detected in phase 2 before the subscript 
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AT SS3P: 1 
INOP'LKFLD LKFLD NVF.INOP NVF'LKFLD.INOP 
RINFF SFA3 
VECTOR 
IF FA3: FF/ iM /-/-
IM2L 
IF FÂ3: FL/A4/ A4 /-
IJM2L 
RFA3 
0«5'6'7 0»5+0*6 0+5"6«7 
INOP_ mop 
RINFF 
EV 
SS3F 
ySIARI 
DIFO, DIFON, CPADD 
A4—WIR IF CPS NMLK 
__SyBZ^ SUEZ 
FAC 
AT BECS:SS3F 
IA3 20 
SA/A4 /A8/1111 0111,-
SA/A8/A8/ 1111 0111,- 2l 
SA/ A4 /A4/NULF 22 
LH21 
DIFU,DIFON,RSGP 30 
STCHR 
23 
RSGF SPCLR 
pi n 
SUEZ- SUEZ 
su)F 
Rsep 
MEM^® 
EVS " 
AT RSGF+RFCLR: 
SS3F 
SIM. VAR. 
FIELD 
STRUCTURE 
FIELD 
AG/A9/A4/-
S0/A9/-/W1,6 II 
S0/A9/-/1110 1100, 
A4,56 
Figure AS. Word scan routine 
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becomes zero, then this means that subscripting has gone 
beyond the vector that actually exists and new vector points 
must be created. If the SLDF flip flop is on, then the sub­
script was initially zero and only one null field is created 
after the end of the vector. This happens from phase 20 and 
on if the access is not an IN test, otherwise what is desired 
is a negative answer to indicate that the element desired 
does not exist. This is done by exiting from phase 3 to 
phase 21 of the main routine with the IN flip flop off in 
order to cause a transfer to phase 15 where a zero is put on 
the stack to indicate that the component desired does not 
exist. The same process takes place from phase 1, if a 
simple variable field and not a link field is detected with 
the IN operation turned on. 
Two other possible cases can be detected in phase 1. 
The first is not an IN test and a simple variable field. The 
other is not an IN test and not a simple variable field and 
not a link field. Both these cases lead to the creation of 
structure since the data space being subscripted into does 
not presently contain a structure. This means that a valid 
nonzero subscript is in the subscript register and yet the 
field pointed at is a simple variable field or a structure 
element which does not contain a link field. Consider the 
non-link field condition first. Phase 17 is entered in order 
to assign space for the new structure and the address of the 
105 
data space is loaded with a link to substructure in phase 19. 
Then on to phase 20 which starts the construction of the 
vector for the subscript. Now, if a simple variable was 
detected in phase 1, then phase 11 is entered where the 
structure bit is turned on in the Name Table Control Word. 
Phase 20 is entered after this. Exits from phase 2, 11, and 
19 all indicate a need for a new structure to be created 
since the subscript is larger than the number of actual com­
ponents in the storage string. 
The phases from phase 2 0 on are devoted to constructing 
new null components which will account for the difference be­
tween the subscript and the actual number of existing compo­
nents. Phases 20, 21, and 2 2 take care of storing null 
fields in the storage string. Phase 30 decrements the sub­
script register and calls the rapid search generate routine 
to create the rapid search field. When this procedure is 
finished in phase 23, then the subscript is checked in phase 
25. A nonzero subscript means the whole sequence must be re­
peated. A zero subscript starts up the rapid search generate 
routine again and in phase 26 the end vector signal is set. 
This is utilized by the rapid search generate to indicate 
that it is finished. When the rapid search generate termina­
tion signal is received, then the word scan finish signal 
SS3F is sent to phase 21 of the main section. 
106 
In the main Get Address Subscripted section, exits from 
phase 19 or 20 or 21 with subscript zero mean that the par­
ticular component has been found. A recycle is then 
performed by going up to phase 22 to access the new structure 
point and then to phase 9 to get the new subscript to repeat 
the whole process. In phase 9 detection of a right bracket 
indicates there is no new subscript and that subscripting has 
been completed. An IN test leads to phase 15 which indicates 
a success since the structure component existed. If the IN 
operation was not on, then phase 13 is entered in order to 
return a link to a field with the proper address. The link 
to a field and address are placed on the top of the IS stack 
through the use of the MMA address register. Both phase 15 
and phase 13 exit to phase 14 which is the completion phase. 
AT SS3P, SFAU; IF RPCLE, RFA* RCPS 
CPS* (FAC+CP9 7) 
BFA4, SCPS 
IF NMLK,:P->W1M 
IF NMLK'FÂÛ, 
A3*2->W1R 
L___ 
CPS'FAC 
/ W 1  
S0/A9/-/ 
/RCPS 
I 
Figure A6. Current pointer generate routine 
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The current pointer generate routine shown in Figure K6 
has only one phase. This is initiated by the signal PAC 
which causes the current pointer to be transferred to the 
proper bits of the If 1 register and the address of that cur­
rent pointer from the A3«2 register into the last 2H bits of 
the W1 register. Then the contents of the HI register is 
stored in the current pointer area of the vector link word. 
À CP97 causes the CP and address to be transferred to H1 but 
these will not be stored until the signal FAC. 
The rapid search generate routine shown in Figure A7 has 
the task of setting up the rapid search field of the group 
link word as new structure is created in a storage string. 
There are three important signals used in this routine. EVS 
indicates that the end of the vector has been reached, GE6RP 
says that the end of the present group has been reached, and 
finally STCHB indicates that a start character has been 
found. 
Phase 1 waits for the initiating signal. Phase 2 
fetches the group link word into the W1 register. The number 
of component starts already found in the group are used to 
set the right bits of the rapid search field register. The 
contents of the 01 register are then stored back into the 
group link word in phase 3. Phase 13 increments the current 
pointer address and, if a start character has been found, the 
proper bit of the BS register is set. Phase 4 checks whether 
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AT RSGP: 
A3H/ /W1 
CRS/ / 1RS 
S0/A3H/-/W1, 36 
IA21, STCHR-»RSBITS 13 
EVS 
GEGRF GE6RP 
RSGF 
EVS 
FF/A4H/-/W1 12 
S0/A4H/-/W1,36 5 
FF/A3H/-/W1 
6 
RS-»W10 7 
GEGRP-»W135 
LRSX'EVS-»W136 
S0/A3H/-/W1 8 
NO SPACE 
lAST GROUP 
MEMER* PAGED «EVS MEMER EVS 
+PAGEO 
A4-»A3,LRS,GEGRPR 
RSGF 
02 error 
±. 
RSGP RPCLR 
—I 
I 
10 
RPCLR 11 
Figure A7. Rapid search generate 
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the end vector has been found. ^ If the end vector has not 
found and the GEGRP flag is not set, then the routine is tem­
porarily terminated by going into phase 10 which gives the 
end signal. On the next call from phase 10, the same thing 
is done except phase 13 is reentered from phase 10. Phase 13 
increments current pointer and updates the rapid search reg­
ister. When the end of the group is encountered, phase 12 is 
entered where the next group link word is fetched and loaded 
into 81. Then phases 6 and 7 are entered where the previous 
group link word is fetched, tagged with a no space available 
and a last group indicator if it is the last group. Phase 8 
stores the old group link word back. Phase 9 checks whether 
the processing is finished or not. If not, the next group 
address is loaded into the proper register. An end vector 
detected in phase 4 indicates that processing is finished, so 
jump to phase 6, 7 and 8 to dress up the group link word and 
then exit in phase 9 with the end vector flag giving the ter­
mination signal. 
B. Modulo 16 Scheme 
The flow chart of the Structure Assign routine for the 
Modulo 16 scheme is shown in Figure A8. Phase 1 waits for 
the AGN4 signal which initiates the routine. A group is as­
signed in phase 2 and the RTSS flip flop is reset. The groap 
assigned will be used as the temporary stack for maintaining 
the links to the various structure points as the structure to 
REGISTERS 
Al NT ADDRESS OF DESTINATION 
A3 TEMPORARY 
A4 DESTINATION 
A5 SOURIRE 
A6 IS S'.CACK DOWN 
A7 POINTER ADDRESS 
A8 IS STACK (TEMP) 
W1 TEMPORARY WORD REGISTER 
AT AGN4; 
T 
A6/A4/A6/-
/ASiŒlRr 
AG/A4/A7/-
RLGPM 30 
i 
FF/A5/A5/W1 ^ 
0-4 
6-7 
=r 
6-7 
\lr< 
LGPll 
Z2IZ 
LGPM 
A4"^JV7 "5 
6 «7 6»7(SRTSG) 
0+4 
y. 
I 
LGPM'^0'540'6) ! 0*5+0'6 
LGPM 
RF RF 
T2 
RF 
3z: 
RF 
S0/A7/-/BITS 0-7 
1111 0111 -
T 
0»5+0*6 
A4-^A7 
AG/A4/A3/- 16 AG/A4/A3/- 19 
S0/A7/-/BITS 0 - 31^7 
SRF 1110 1100 A3 
SA/A7/A7/BITS 32-63^° 
RRF 1110 1100 A3 
A3->A4 18 A3-*.A4 21 
4' 
SA/A6/A6/A7 
RF-^BIT 32 
29 S LGPM 
S0/A7/-/BITS 32-34 
1111 0111 -
TUl 
START -
CHAR. 
RF RF 
11 
RTSG RTSG 
—i= 
13 
1 
NORMAL 
DATA 
WORD 
-^30 
FR/A6/A6/A7 22 
RLGPM 
IF BIT 32, 23 
SRF 
IF BIT 32, 
RRF 
AG/A4/A3/. 14 AG/A4/A3/-
HZZZ 
15 
S0/A7/-/BITS 0 -
SRF 1110 1101 A3 
A3-$.A4 25 
26 
SA/A7/A7/32-
RRF 63 
A3-»'A4 27 
I 
DS/A8/-/-
AŒ4F 
M 
SA/A4/A4/W1 
RLGPM 
T 
Figure A8. Stiructure Assign section of the Modulo 16 scheme 
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be stored is passed over. Phase 3 allocates a group which 
will be the start of the storage string containing the 
halfvord links. Also the LGPH flip flop, which indicates a 
left group mark as the previous item on the stack, and the BF 
flip flop, which indicates which half of the pointer word is 
to be used, are reset. Then phase 4 is entered. This phase 
fetches the source data from the IS stack and analyzes it. A 
left super group mark means a recycle back to phase 4 to 
fetch the next word on top of the IS stack. A left group 
mark leads to phase 5 where the L6PH flip flop is checked. 
If it is on, then the data on the stack is a left group mark. 
Phase 8 then transfers the contents of the destination ad­
dress register, A4, to the pointer address register, A3. The 
BF flip flop is also reset and then phase 12 is entered. If 
the L6PH is off, then the previous item on the stack was not 
a left group mark and so phase 12 should be entered. Here 
the RF flip flop is checked in order to determine whether to 
store the next pointer in the left or right half of the word 
whose address is on the pointer address register. 
If the EE flip flop is off, then phase 16 is entered. 
Here a group is assigned in order to provide space for the 
lower level pointers. In phase 17 the address of this group 
and a link to substructure are stored in the left half of the 
word whose address is in the pointer address register. The 
flip flop BF is also set. Then in phase 18 the address of 
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the group assigned is put in the destination address register 
&4. If the BF flip flop is on, then phases 19, 20 and 21 are 
entered in succession. Phase 19 does the group assignment 
that would have been done by phase 16 in the other branch. 
Phase 20 stores the address of the group and the link to sub­
structure in the right half of the pointer word. Phase 21 
updates the destination address register. Both phase 18 and 
phase 21 lead to phase 28 where the contents of the pointer 
address register is put on the top of the stack together with 
the contents of the flip flop BF. Then phase 29 sets the 
LGPH flip flop. After all this, phase 4 is reentered for a 
look at the next item on the IS stack. 
Detecting a right group mark in phase 4 will cause an 
entry to phase 6. A right super group mark will also lead to 
phase 6 in addition to setting the STS6 flip flop back in 
phase 4. In phase 6 the BF flip flop is checked to determine 
which half of the present pointer word the end vector mark, 
F7, goes into. If BF is off, then the end vector is put in 
the left halfword in phase 9. otherwise it is put in the 
right halfword in phase 10. Both of these alternative phases 
go to phase 13 where the BTS6 flip flop is checked. 
If the BIS6 flip flop is off, then phase 22 is entered. 
Phase 22 pops the top of the structure stack because the 
structure at this level has been analyzed and stored. The 
LGPH flip flop is also reset in this phase before proceeding 
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to phase 23 which sets oc resets the BP flip flop according 
to what was stored in bit 32 of the word on top of the stack. 
Phase is reentered once again after this. 
Finding a set HISG in phase 13 means that the last item 
in the stack has been found and so the termination process is 
initiated. The temporary stack used is deleted and returned 
for reclamation in phase 31. Then the termination is 
signalled by &GN4F. 
Now consider what happens if data words are detected by 
phase 4 on top of the stack. If the LGPH is on and a start 
character is detected, then the contents of the destination 
address register A4 is transferred to the pointer address 
register A7. This is done to provide space for the pointers 
for the new level. The RF flip flop is also reset before 
proceeding to phase 14. On the other hand, if LGPH is off 
and a start character is detected, then this means the start 
of a new data element at the same structure level. Phase 11 
then checks the BF flip flop. If it is off, then it means 
the link to data and the address of the data must be stored 
in the left half of the pointer word. Phase 14 assigns the 
group for the data. Phase 2 4 stores the link and updates the 
destination address register. If BF is on, then similar 
actions are performed in phases 15, 26, and 27 to store the 
link in the right halfword. The two branches both converge 
to phase 30 where the data word is stored in the space 
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allocated. The LGPH flip flop is also reset before going 
back to phase 4. In phase 4, if LGPH is off and the word on 
top of the stack does not contain a start character, then the 
word must be a normal data word which is directly stored in 
the proper location by phase 30. 
The flow chart of the main Get Address Subscripted sec­
tion is shown in Figure A9. This is essentially the same as 
the main section of the present Get Address Subscripted rou­
tine. There is a minor change in phase 22 to take care of 
deciding which half of the pointer word should be loaded into 
the destination register. There is also a change in phase 13 
where the M MA is loaded from the left half of the 172 regis­
ter. The biggest change is the removal of the current point­
er, rapid search and word scan sections. These sections are 
replaced by a single search section, which is shown in Figure 
A10. 
The organization of the search section is similar to the 
present word scan section since the search section will trace 
out the path denoted by the subscripts and create new ele­
ments if necessary. Phase 30 waits for the signal to initi­
ate operations. Upon receipt of this signal the various pos­
sible conditions are checked. If it is an IN operation and 
the LKFLD is off, then the INFF is reset and phase 44 is en­
tered where the termination signal is transmitted, with the 
LKFLD on, signifying a link field, the most basic case has 
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REGISTERS 
Al NT + PREVIOUS LINK 
A3 CP ADDRESS + TEMP 
A4 DATA START + NEXT 
GROUP 
A5 CURRENT STACK 
POINTER 
A6 TEMPORARY 
A9 ADDRESS FOR CP 
SUB SUBSCRIPT 
W1 NT + PREVIOUS 
LINK WORD 
W3 TEMPORARY 
AT FOP = 1111 1101 
RSLDF 
V 
'MMA / / W1 
'RINOP / /A4(L),A1(R) 
FF/RSONFF/AS/IF 4*6 SINOP 
Ltf20 / / IF 32 SSONFF 
RNMFF ,SINFF .RLKFLD .RNMLK 
4'5 7 5(SSLDF) 4«7 
LS 
iLSIN 
FF/iwZR 
AA9,RNVF 
W1 
/A4(L),A3(R) 
/ /IF 6 SNVF 
hs 6 SLKFLD 
/IF 7 SNMLK 
3L 
A4-WÎ2L 13 
FF/W2L /./«I 
LA9 / /IF SZ W1L->A4 
RNMFF / /IF SZ W1R->A4 
RLKFLD / YLF 3'4 SNMFF / } IF 3'4 SLKFLD 
RNVF, RNMLK 
FF/A5 /A5/SUB 
CSUB 
O'l 1*5 
INOP INOP SLDF SLDF 
NULL 
FETCH 
FR/A5/ISA /-
(UMMA) 
SA/MMk/-/W2L 
11 
INOP_INOP 
RIipF 
T 
SSLDF ' 
9999 I 
->SUB I 
LKFLD LKFLD 
A4-»A3 L 
SA/MMI^/-/ 
nil 0101/0011 OOO(INFF) 
^  #  #  #  * 4 4 ^  /  ^ ^ 
XXXi. UXXU / - JO 
FF/A3 IF NVF/-/ 
M.9 IF NVF / 
10 
f84f)'IN0P!8'9+IN0P 
ERROR. Y 
13 SS3P 
SEARCH SECTION 
AT SS3F: RSLDF 
FOP<r (OOOO 0001)'NMFF + (OOOO 1100)«NMFF 
BECLB 
Figure A9. Get Address Subscripted section of Modulo 16 
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AT SS3P: 
LKFLD NVF'UŒLD'INOP 
RINFF 
VECTOR SIMPLE 
VARIABLE 
FIELD 
OVERSUBSCRIPTING 
INC16 
SS3F 
SUB—TR 
AG/A9/A4/-S0/A1/-/W1,6 
BITS 8-31 of W3 
A4,A6 
RINFF 
INOP INOP 
BITS 8-31 BITS 8-31 
W3i^0 W3=0 
SO/ A9/-/BITS 0 
-31 
1110 1100, A4 
UNDRF UNDRF+0 
DIF16 
RSZ 
SUB=1 SUBZ SUB>l' 
SSZ , INC A4 
|DIF2 
TEST BITS 0 
EC+ED 
FF/A4/-/W1 
IF SZ W1R^W2L 
IF SZ W1L»W2L 
45 
Figure AlO. Search section of the Modulo 16 
scheme (Part I) 
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SS3F 
SZ 
FR/A4/A4/- 49 
AG/A9/A3/-
S0/A3/-/NULF 
SUB<-SUB - 1 SUB«-SUB - 2 47 
SUB=1 I SUEZ 
BSZ ! SSZ 
S0/A4/-/BITS 32 - 39 F7 S0/A4/-/BITS 0 - 7 F7 
TEST BITS 32 - 39_OF Wl 
F7(SSZ) F7 
S0/A4/-/IF SZ BITS 0-31 
LW2L 1110 1101 A3 
SA/A4 /A4/IF SZ BITS 32 - 63 
mil 1110 1101 A3 
TEST BITS 0 -7 OF Wl 
F7(BSZ)  r i  
FF/A4/A4/W1 
SUB>1 
SA/A4/A4/IF SZ BITS 0-7 
IF SZ BITS 32-39 
RSZ --
SUB>1 
Figure AlO. Search section of the Modulo 16 
scheme (Part II) 
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been found. 
In this case phase 31 is entered. Here the group link 
word of the address in the destination register is fetched 
and loaded into a word register 83. The subscript register 
is decremented by 16 in phase 34. A check for underflow is 
then performed. If there is no underflow, then the forward 
link of the group link word is checked. If it is zero, then 
the subscript has gone beyond the actual number of data ele­
ments in the structure and so phase 42 is entered. A nonzero 
forward link address means there are still some data elements 
available. The forward link address is loaded into the next 
group address register and then phase 31 is reentered to get 
the group link word. The subscript register is again 
decremented by 16. This cycle repeats as long as the sub­
script is greater than 16. 
If the subscript is less than or equal to 16, then an 
underflow or a zero will be detected in phase 34. This leads 
to phase 37 where the 16 is added back to the subscript reg­
ister. Phase 39 copies the contents of the subscript regis­
ter into a temporary register. The destination address reg­
ister will also be saved so that when oversubscripting is 
detected these values could be recovered. In phase 40 the 
value of the subscript is checked. If the subscript is 
greater than 1, then the destination address register is 
incremented by 1 and the subscript is decremented by 2. 
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Phase 40 is reentered and the whole cycle is repeated as long 
as the subscript is greater than 1. Exit from phase 40 is 
possible only if the subscript is not greater than 1. If the 
subscript is zero, then the SZ flip flop is set. Otherwise 
it is reset if the subscript is 1. Both of these two cases 
lead to phase 41 which fetches the contents of the word 
pointed at by the destination address register into a word 
register W1. The left half of word register 02 is loaded 
from either the left or right half of W1, depending on the 
setting of flip flop SZ. Bits 0 to 1, the link bits, of 921 
are then examined. Finding a link to substructure or a link 
to data leads to phase 44 and the termination of the routine. 
Not finding either kind of link indicates oversubscripting 
and so phase 42 is entered. This phase reloads the old value 
of the subscript into the subscript register and the starting 
address of the group is also reloaded into the destination 
address register. Then, in phase 43 there is a check for an 
IN operation. An IN operation results in resetting the INFF 
flip flop and then terminating normally, while no IN opera­
tion means the oversubscripting phases must be entered. 
Phase 45 is the start of the section which performs the 
creation of new elements to correspond to the remainder of 
the subscript. Here each haIfword in the last group is 
checked for the end vector mark so it can be changed to 
accommodate new elements in the vector. The left haIfword is 
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checked in phase 45. If it is found in the left halfword, 
then the subscript is decremented by 1 in phase 46. Phase 49 
is then entered. If the left halfvord does not contain the 
end vector mark, the subscript is decremented by 2 and then 
the right halfvord is checked in phase 49. If the end vector 
mark is not there, then back to phase 45 to check the next 
word in the group. This goes on until the end vector mark is 
found. Once it is located, the address register &4 is point­
ed to the word containing the end vector mark. In phase 50 
the mark is changed to all zeros to signify a null element. 
After this, the subscript register is decremented by 2 and 
then its value is checked. If it is greater than 1, then 
back to phase 50 to create null elements and decrement the 
subscript by 2. This keeps going until the subscript is not 
greater than 1. In this case phase 51 is entered to deter­
mine if the value is zero or one and the SZ flip flop is 
reset or set according to this value. Next, phase 52 assigns 
a new group where a null field is stored in the first word by 
phase 53. The null field will consist of a string start and 
a string end. Phase 54 determines which halfword in the 
pointer is to be used. Phases 55 and 56 store the link to 
data coda and the data address in the proper halfword. An 
end vector is then stored in the next halfword. After all 
this, the termination signal is given by phase 44. 
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The section which creates new elements to correspond to 
the remainder o£ the subscript is also entered fron two other 
places. These two points correspond to the two remaining 
cases which can be detected in phase 30. The first is the 
case when there is no IN test and a simple variable field is 
found. This leads to the oversubscripting section after 
putting the proper link code in the NTCV. The second is the 
case when no link field is encountered. Again, the oversub­
scripting section is entered to create a new substructure 
after space has been assigned and linked with a link to sub­
structure from the original structure field. 
C. Pseudo Level Vectors Scheme 
The Structure Assign routine for the Pseudo Level Vec­
tors scheme is shown in Figure All. The additional address 
registers and word registers required should be noted. Two 
counters are also used. LVL is a two bit binary counter used 
to keep track of the level of the vector currently in use. 
While PTE is a 4 bit binary counter keeping track of the 
halfword links in the vector (group). 
The Structure Assign section is initiated by the signal 
A6N4 which is detected in phase 1. The second phase allo­
cates a group for the temporary stack which is used to main­
tain links to the various structure points as the structure 
is passed over. In the same phase, the right super group 
flip flop RTSG and the end of group flip flop E6BP are reset. 
REGISTERS 
Al NT ADDRESS OF DESTINATION 
A4 DESTINATION 
A5 SOURCE 
A6 STACK DOWN 
A8 STACK UP (TEMP) 
A2 LEVEL 0 ADDRESS 
A3 NEW LEVEL ADDRESS 
A7 TEMPORARY 
A9 GROUP LINK ADDRESS 
W1 TEMPORARY 
W2 NEXT DESTINATION WORD 
W3 STACK WORD 
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[AG/A4/A3/- ^ 
[ A3H 4.A9 
fsÔ/A9/-/O 10 
PTR BIT 
7 7 
F 
11 
20 I 
AG/A4/A6/ -
/AS/ RRTSG 
REGRP 
SA/A6/A6/BIT 7<- 1 
CLEAR LVL. PTR. A7 
AG/A4/A2/-
A2H -»A9 
S0/A9/-/BITS 0-1 00 
INC PTR 
FF/A5/A5/W1 7 
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6'7 6-T 6*7 6"7fSRTSG^ ! 0-5+0'6 0'540"6 
12 PTR= 0 PTR=0 I
 
PTR - 1 14 
PTR BIT 
1 7 
START CHAR. 
EGRP EGRP 13 
FR/A2/A2/W3 17 
J 
LEVEL VECTOR 
UPDATE ROUTINE 
15 
PHASE 40 
NORMAL 
DATA 
^ WORD 
P 
FD/A2/-/W3 
17 
18 
AG/A4/A3/- 16 
PTR BIT 
19 
7 
23 24 Î 
to 
Figure All. Structure Assign section of the Pseudo Level Vectors scheme 
(Part I) 
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Figure All. Structure Assign section of the Pseudo Level Vectors scheme 
(Part II) 
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In phase 3 the top of the stack is flagged by setting bit 7 
to one. Then the two counters, LVL and PIR, together with 
address register &7 are cleared. Phase 4 assigns a group 
which will serve as the first level 0 vector. Notice that &7 
keeps track of the address of the first word in the vector. 
Phases 5 and 6 load the LVL bits of the group link word of 
that vector with the level of that vector, which is zero. 
The PTE is also incremented so that the first element of the 
array is linked from halfword 1 instead of halfword 0 since 
in the original system elements are stored starting with sub­
script 1 and not 0. 
Phase 7 fetches the item on top of the IS stack and 
checks it against the different cases possible. & left super 
group mark causes a repetition of phase 7 so that the next 
item on the IS stack can be examined. If a left group mark 
is found, then a new group is assigned to the new level ad­
dress register A3 by phase 8. Phases 9 and 10 take care of 
placing a 0 in the LVL bits of the group link word. In the 
next phase, bit 7 of the counter PTE is examined, k zero or 
one in this bit determines whether the left or the right 
halfword of the present level 0 word is to be used. Phase 20 
or phase 21 takes care of storing a link to substructure and 
the address of the new level group in the proper halfword. 
Both of these two phases lead to phase 26 which performs the 
INCPTR routine. What this routine does is to check if the 
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PTR is egual to F (hexadecimal) and if it is, then the PTE is 
cleared and the ESBP flip flop is set. If PTR is not equal 
to F/ then PTR is incremented by 1. Phase 26 also checks the 
EGSP flip flop at the end of INCPTR. The EGRP being set 
means that the whole level 0 vector has been used up so that 
a new one has to be assigned and all the necessary linking 
performed. All this is done by the Level Vector Update rou­
tine which will be described in detail later. Phase 33 is 
entered after the termination of the updating routine. If 
the EGRP flip flop had not been set in phase 26, then phase 
33 would have been entered directly. Phase 33 saves several 
values on the stack so that they may be recovered later when 
the particular structure level being processed is finished. 
0 1 7 8 31 32 39 40 63 
Î M I I II ~i 
I J 
LVL 
bits 
A2 address PTR A7 address 
bits bits bits 
empty stack 
indicator 
Figure A12. Bit assignment of the stack word 
The bit assignment of the stack word is shown above in 
Figure A12. The present value of LVL and the contents of the 
7 ^TT ~ ^ ^ ^ —J- ^ I- 1 y» ^ ^  m 1 f f 4» I* ^ C* ^ ^ V woo j viic v wa. 
word, while the contents of PTR and address register A7 use 
the right half of the stack word. After saving these values. 
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the contents of the new level address register is copied into 
registers A2 and A7 in phase 34. Then PTE is set to 1 before 
going back to phase 7 for a look at the next item on the 
stack. 
If a right group mark or a right super group mark is 
found, then an end mark has to be stored in the previous 
link. To know what kind of end marker should be used, the 
link code of the previous link must be examined. Aa ED has 
to be replaced by an F7 while an EC has to be replaced by an 
F8. Detecting a right group mark or a right super group mark 
in phase 7 will lead to phase 12. In addition a right super 
group mark turns on the RISG flip flop in phase 7. The con­
tents of PTR are checked in phase 12. Phase 14 decrements 
PTS by 1 and then checks the 7th bit of PTB. & zero in bit 7 
of PTE means the previous word has to be fetched in order to 
look at its second half. If bit 7 is one then the first half 
of the word pointed at by the level 0 address register will 
be examined. The word desired is fetched into a word regis­
ter, 93, by either phase 17 or 18. Phase 22 checks bits 32 
to 39 of the word fetched by phase 17. Depending on the link 
code found in either phase 27 or 28 replaces the link code 
with the proper end mark code. On the other hand phase 23 
checks bits 0 to 7 of the word fetched by phase 18, while 
phase 29 or phase 39 will replace the link code with the ap­
propriate end code. All the possible cases lead to phase 36 
127 
where the RISC flip flop is checked. If it is on, then the 
whole structure has been passed and the temporary stack is 
deleted and the termination signal A6NUF is sent by phase 38. 
If BTSG is not on, then the top of the stack is checked 
since we want to go back to the previous level if there was 
one. If the top of the stack contains a level 0 address, 
then proceed to phase 39 where the saved values in the stack 
are loaded into the proper registers and counters, other­
wise, the stack is popped repeatedly until a LVL equal 0 is 
found or the bottom of the stack is detected in which case 
phase 7 is entered. Phase 39 leads back to phase 7 for an 
examination of the item on top of the IS stack. 
Back in phase 7, if a data word with a start character 
is detected, then it must be linked properly before it is 
stored. Otherwise an ordinary data word, which does not con­
tain a start character, is stored in the allocated space di­
rectly since the starting address has been linked already. 
The storing of the data is done in phase 40. After this, 
phase 7 is reentered to look at the next item on the stack. 
If a starting data word is detected, then the EGRP flip 
flop is checked in phase 13 in order to find out whether 
there is an available link in the level 0 vector. An EGRP 
flip flop that is set means that a new level 0 vector has to 
be assigned and so the Level Vector Update routine is called 
in phase 15. After the updating routine, phase 16 is en­
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tered. This phase is entered directly from phase 16 if the 
EGRP flip flop vas not set. In phase 16, a new group is as­
signed as the space for the data whose starting point has 
been detected. Phase 19 determines in which halfword the 
link will be stored* Either phase 24 or 25 will store the 
link code and the starting address of the data in the proper 
halfword of the available level 0 word. Both of these phases 
lead to phase 31 which starts the INCPTfi routine before going 
into phase 40 to store the data in the space assigned. Phase 
7 is again reentered after this phase. 
The Level Vector Update routine, shown in Figure A13, is 
called by the Structure Assign section whenever all 16 
halfwords in the present level 0 vector have been used for 
linking. The Level Vector Opdate routine has the task of 
assigning a new group which will serve as the new level 0 
vector. But before the group can start serving as the level 
0 vector, it must first be linked with the level 1 vector. 
Whenever the higher level vector gets used up, the updating 
routine also takes care of allocating a new group to serve as 
the higher level vector a and of linking the group with next 
higher level. This routine also uses the temporary stack, 
whose primary function is to maintain structure links, to 
serve as the stack for maintaining links to the addresses of 
vectors of level greater than 0. 
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ERROR 
AX LVU: 
S0/A9/-/LVL 
LVL=3 LVL=3 
AG/A4/A2/-
LVL-»- LVL + 1 
CLEAR PTR 
SA/A6/A6/LVL,A2 ,PTR,A7 
EGRP 
INC PTR 
EGRP 
AG/A4/A3/ 
PTR BIT 
S0/A2/-/BIT 04- 1 
BITS 8-314- A7 
S0/A2/-/BIT 0*. 1 
BITS 8 -314- A3 
SA/A2/A2/BIT 32<- 1 ^ 
BITS 40-634- A3 
FR/A6/A6/W3 
REGRP 
LVL=0 LVL^O 
0*1 Ofl 
A24- BITS 8 - 31 OF W3 
LVL-*- BITS 0 - 1 OF W3 
PTR4- BITS 32 - 39 OF W3 
A74- BITS 40 - 63 OF W3 
LVL=0 LVL=0 
S0/A9/-/LVL ^BITS 0-1 
CLEAR PTR, LVL4- LVL 
REGRP 
CLEAR A7, A7^ A3 
Figure A13, Level Vector Update routine 
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The updating routine waits in phase 1 for the initiating 
signal. Then the top of the stack is fetched into word reg­
ister i3 ebere bit 7 is checked. If it is on, then there is 
nothing on the stack and the contents of LVL are checked to 
make sure that no level higher than 3 is created. The EG2P 
flip flop is also reset in phase 2. If the next level is nst 
going to be greater than 3, then the branch allocating a lev­
el vector is taken. Otherwise an error signal is generated. 
The LVL is incremented by 1 and PTR is cleared in phase 5. 
The new level vector is assigned to the level 0 address reg­
ister A2 by phase 6. Phases 7 and 8 then take care of 
loading the contents of LVL into the proper bits of the group 
link word of the allocated group. Then in phase 9, halfword 
0 of the new vector is loaded with the starting address of 
the used up level vector and the activity bit of the link 
code field is set. Phase 10 is then entered to call INCPTR. 
Back in phase 2 ,  a zero bit 7 means the stack is not 
empty and so the level of the addresses on the stack is 
checked by looking at bits 0 and 1 of the word on top of the 
stack. If the level is 0, then the address belongs to a pre­
vious structure point and so the branch allocating a new lev­
el vector is entered. If the level is nonzero, then the nec­
essary address registers and counters are loaded from the 
proper bits of the word from the top of the stack. This 
checking of the stack is necessary in order to prevent vec­
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tors from being linked to vectors belonging to another strus-
ture level. Checking for a LVL equal to 0 is a sufficient 
check since whenever a left group mark is encountered, the 
level 0 address is stacked and another level 0 group is 
allocated. Once the address registers and counters are 
loaded, then the IHCPIB routine is called from phase 10. 
After this is done, then the EGSP flip flop is checked. If 
it is set, then a new level vector must be allocated and so 
phase 2 is reentered. Otherwise phase 11 is entered. 
Phase 11 takes care of allocating a new lower level 
group to the new level address register A3. Bit 7 of PTR is 
checked in phase 12 to determine from which halfword the new 
lower level group is going to be linked. Then phase 13 or 
phase 14 takes care of storing the address of the new group 
in the proper halfword at the same time setting the activity 
bit. Both of these phases lead to phase 16 which stacks ths 
contents of LVL, A2, PTB and A7 since the new group has been 
properly linked. Then in phase 16 the address of the new 
group is copied into address register A7. After this, PTR is 
cleared, EGBP is reset and LVL is decremented by 1. The lev­
el of the new group is stored in the group link word by 
phases 17 and 18. The address of the new group is loaded 
into the level 0 address register in phase 19. In phase 20 
the value of LVL is checked. If it is not zero, then back to 
phase 11 to assign another lower level group. The creation 
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of lover level groups goes on until level 0 is reached. Once 
the level reaches zero, the termination signal is sent in 
phase 21. 
The other section that will have to be modified ia order 
to accommodate the Pseudo Level Vectors scheme is the Set Ad­
dress Subscripted section. This scheme will use the same 
flow chart of the main Get Address subscripted routine as 
that of the Modulo 16 scheme shown in Figure A9. Again the 
main difference between this flow chart and that of the 
present scheme is the removal of the current pointer, rapid 
search and word scan sections. They are replaced by a single 
section called the search section, which is shown in Figure 
A14. 
The function of the search section is to find the 
desired component by using each hexdigit of the hex subscript 
to trace out the path to the desired element. The additional 
registers and counters are also given in the figure. Phase 
19 waits for the initiating signal and once the signal is 
received then the various cases are checked out. If there is 
no link field and the IN operation is on, then the INFF is 
reset and the termination signal is sent. If the LKFLD flip 
flop was on then the most basic case is at hand. This means 
a vector has been detected. 
Once a vector is detected, phase 30 is entered. Here 
LVL is loaded with a 3, DKNT is cleared and flip flop FBST is 
133 
INOP*LK^ 
RINFF 
AT SS3P; 
LKFID NVF'INOP 
191 
NVF'ÏKFLD'ÏWâP 
SS3F 46 
nWECTOR 
LVL^ 3 
CLEAR DKNT 
SFRST 
CHANGE SUB FROM BCD TO 
HEXADECim, STORE 
RESULT IN Sljpx 
31 
SIMPLE 
VARIABLE 
J/FIEU) 
S0/A1/-/W1.6 
STRUCTURE 
FIELD 
W 
0VERSUB3 
IF DKNT=0 
BITS 0-3 OF SUBX 
-^DIGIT 
IF DKNT«1 
BITS 4-7 OF SUBX 
•^DIGIT 
IF DKNT=2 
BITS 8-11 OF SUBX 
->DIGIT 
IF DKNT=3 
BITS 12-15 
OF SUBX 
-4DIGIT 
DKNT— DKNT+1 33 
FRST FRST 
Z 
34 
FF/A4H/-/W2 
BITS 0-1 
RFRST -»TLV 
2 
35 
LVLÉTLV 
DIBIT -^TR 
A4 ^ A6 
39 
LVI>TLV 
3: 
DIGIT=0 
~V 
OVERSUBl 
DIGII=0 
3: 
37 
38 
DIGIT-O 
SSZ 
DIGIT-1 1 DIGIT>1 ^  
RSZ I INC A4 
Î DEC DIGIT 
*V 2 
FF/A4/-/W1 
IF SZ, WIL 44f2L 
IF SZ. WIR ^ W2L 
4/ 
• - 1. 
TEST ACTIVITY 
BIT OF W2L 
-zft Û 
LVL=0 LVL=Ô^ 
W2L -•A^ 
LVL^ LVL-l 
1 
Figure A14. Search 
RINFF 
TR «^DIGIT 
I 
LVL^ LVL-1 
> 
REGISTERS 
NAME TABLE ADDRESS 
DATA START + NEXT GROUP 
CURRENT STACK POINTER 
LEVEL 0 ADDRESS 
LOWER LEVEL ADDRESS 
TEMPORARY 
TEMPORARY 
NAME TABLE + PREVIOUS 
LINK 
TEMPORARY 
section of the Pseudo Level Vectors scheme 
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set. In phase 31 a routine to transform the subscript to 
hexadecimal is called. The subscript register SOB contains 
the subscript in BCD. The routine transforms this subscript 
to hexadecimal and stores the result in SdBX. This is a 16 
bit register where the first 4 bits contain the third power 
hexdigit, the second 4 bits contain the second power hexdigit 
and so on. 
In phase 32 the contents of counter DKHT is used to 
select which bits of of SDBX are copied into the DIGIT regis­
ter. DKNT is incremented by 1 in the next phase and after 
this flip flop FRST is checked to see if this is the first 
time through phase 34. If it is, then fetch the group link 
word of the word in the destination register and load TLV 
from the level bits of the group link word. FRST is also 
reset. Phase 36 is entered from phase 35 and from phase 34 
directly after the first pass. The function of phase 36 is 
to compare the contents of TLV and LVL. If L7L is greater 
than TLV, then proceed to check for oversubscripting. If LVL 
is greater than TLV and DIGIT is nonzero, then oversubscript­
ing branch 1 is entered since the most significant digit of 
the subscript is of higher power of 16 than the most signifi­
cant digit of the number of actual elements in the array. If 
DIGIT contained a zero, then just disregard it and decrement 
LVL by 1 before going back to phase 32. If LVL is not 
greater than TLV, then the contents of DIGIT and &4 are 
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copied over to TH and A1 respectively. 
After this the value of DIGIT is checked in phase 40 in 
order to determine which halfvord in the level vector is to 
be selected. If DIGIT is greater than 1, then increment A4 
by 1 and decrement DIGIT by 2 and then repeat the check in 
phase 40. This is done repeatedly until DIGIT is either 0 ac 
1 in which case the SZ flip flop is set or reset. Phase 41 
is then entered in order to fetch the word addressed by A4. 
The flip flop SZ is used to select which half of the word 
fetched is to be loaded into the left half of word register 
V2. In phase 42 the activity bit (first bit) of the link in 
the left half of V2 is checked. If it is active, then check 
if level 0 has been reached. If it has been reached, then 
send the termination signal. If not, then load A4 with the 
link in the left half of 12 and decrement LVL by 1. After 
this, go back to phase 32 to get the next hexdigit of the 
subscript. If the activity bit was not on in phase 42, then 
a check for the IN operation is done. An IN operation leads 
to termination after INFF is reset. No IN operation means 
another caso of oversubscripting, so phase 47 is entered to 
load back the original contents of A4 and DIGIT before going 
into the second subscripting routine. 
Back in phase 19, where the various possible cases are 
checked, two cases could be detected which can lead to 
creation of new structure. The first case is when a simple 
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variable is detected and there is no IN opération. This case 
leads to a third oversubscripting section after the proper 
link code has baen pat in the NIC*. The other case is when 
the field is not a link field. This means that subscripting 
is desired in a structure field which does not point to a 
substructure. This case also leads to the third ovsrsub-
scripting section. 
Three oversubscripting sections have been mentioned. 
The first one creates new structure starting from the topmost 
level since the subscript has been found to have hexdigits of 
higher power than the actual number of elements. This sec­
tion creates links from the top level down to level 0. The 
second oversubscripting section is entered when the least 
significant hexdigit is more than the number of level 0 ele­
ments that exist in the path traversed by the search routine. 
This section then creates new null structure elements at the 
bottom level, level 0, after changing the end mark that has 
been encountered. The third and last oversubscripting sec­
tion creates structure elements from scratch. This section 
uses each hexdigit, starting with the most significant, to 
trace the path where links have to be created until the 
actual data point referenced by the subscript has been 
reached. 
